



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1823-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
RA4/AN3/CPS3/OSC2/	RA4	TTL	CMOS	General purpose I/O.
	AN3	AN		A/D Channel 3 input.
SDO(')/CK(')/TX(')/P1B(')/ T1G <sup>(1)</sup> /MDCIN2	CPS3	AN		Capacitive sensing input 3.
	OSC2	XTAL	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT		CMOS	Fosc/4 output.
	T10SO	XTAL	XTAL	Timer1 oscillator connection.
	C1IN1-	AN		Comparator C1 negative input.
	CLKR		CMOS	Clock Reference output.
	SDO		CMOS	SPI data output.
	СК	ST	CMOS	USART synchronous clock.
	ТΧ		CMOS	USART asynchronous transmit.
	P1B		CMOS	PWM output.
	T1G	ST		Timer1 Gate input.
	MDCIN2	ST		Modulator Carrier Input 2.
RA5/CLKIN/OSC1/T1OSI/	RA5	TTL	CMOS	General purpose I/O.
T1CKI/SRNQ/P1A <sup>(1)</sup> /CCP1 <sup>(1)</sup> /	CLKIN	CMOS		External clock input (EC mode).
DI VRAV	OSC1	XTAL		Crystal/Resonator (LP, XT, HS modes).
	T10SI	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST		Timer1 clock input.
	SRNQ		CMOS	SR latch inverting output.
	P1A	_	CMOS	PWM output.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	DT	ST	CMOS	USART synchronous data.
	RX	ST	—	USART asynchronous input.
VDD	VDD	Power	—	Positive supply.
Vss	Vss	Power	—	Ground reference.

TABLE 1-2: PIC12(L)F1822 PINOUT DESCRIPTION (CONTINUED)

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels $I^2C^{TM}$ = Schmitt Trigger input with I<sup>2</sup>CHV= High VoltageXTAL= Crystallevels

Note 1: Pin functions can be assigned to one of two pin locations via software. See APFCON register (Register 12-1).

## TABLE 1-3: PIC16(L)F1823 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C1IN+/	RA0	TTL	CMOS	General purpose I/O.
DACOUT/TX <sup>(1)</sup> /CK <sup>(1)</sup> /ICSPDAT/	AN0	AN	_	A/D Channel 0 input.
ICDDAI	CPS0	AN		Capacitive sensing input 0.
	C1IN+	AN		Comparator C1 positive input.
	DACOUT	_	AN	Digital-to-Analog Converter output.
	TX	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/CPS1/C12IN0-/VREF+/	RA1	TTL	CMOS	General purpose I/O.
SRI/RX <sup>(1)</sup> /DT <sup>(1)</sup> /ICSPCLK/	AN1	AN	_	A/D Channel 1 input.
ICDCLK	CPS1	AN	_	Capacitive sensing input 1.
	C12IN0-	AN	_	Comparator C1 or C2 negative input.
	VREF+	AN	_	A/D and DAC Positive Voltage Reference input.
	SRI	ST	_	SR latch input.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	ICSPCLK	ST		Serial Programming Clock.
RA2/AN2/CPS2/T0CKI/INT/	RA2	ST	CMOS	General purpose I/O.
C1OUT/SRQ/FLT0	AN2	AN	_	A/D Channel 2 input.
	CPS2	AN	_	Capacitive sensing input 2.
	T0CKI	ST	_	Timer0 clock input.
	INT	ST	_	External interrupt.
	C10UT	_	CMOS	Comparator C1 output.
	SRQ	_	CMOS	SR latch non-inverting output.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
RA3/SS <sup>(1)</sup> /T1G <sup>(1)</sup> /VPP/MCLR	RA3	TTL	_	General purpose input.
	SS	ST	_	Slave Select input.
	T1G	ST		Timer1 Gate input.
	VPP	HV		Programming voltage.
	MCLR	ST	_	Master Clear with internal pull-up.
RA4/AN3/CPS3/OSC2/	RA4	TTL	CMOS	General purpose I/O.
CLKOUT/T1OSO/CLKR/SDO <sup>(1)</sup> /	AN3	AN		A/D Channel 3 input.
116.7	CPS3	AN		Capacitive sensing input 3.
	OSC2	XTAL	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	_	CMOS	Fosc/4 output.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	CLKR	_	CMOS	Clock Reference output.
	SDO	_	CMOS	SPI data output.
	T1G	ST		Timer1 Gate input.
Legend: AN = Analog input or o	utput CMC	S= CMC	DS compa	atible input or output OD = Open Drain

TTL = TTL compatible input of output  $TTL = TTL compatible input of ST = Schmitt Trigger input with CMOS levels <math>I^2C^{TM}$  = Schmitt Trigger input with I<sup>2</sup>C HV = High Voltage XTAL = Crystal levels

**Note 1:** Pin functions can be assigned to one of two pin locations via software. See APFCON register (Register 12-1).



## 3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

## 3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- · Traditional Data Memory
- Linear Data Memory
- Program Flash Memory

11-0	11-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W/-0/0	R/W-0/0				
		10/0/0/0	10,00,010		<5:0>	10,00 0,0					
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7-6	Unimpleme	nted: Read as '	0'								
bit 5-0	TUN<5:0>: F	Frequency Tunii	ng bits								
	011111 = N	laximum freque	ency								
	011110 =										
	•										
	•										
	•										
	000001 =	)0001 =									
	000000 = 0	scillator module	e is running at	t the factory-cali	brated frequen	cy.					
	111111 =										
	•										
	•										
	•										
	100000 = Minimum frequency										

## REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	-<3:0>		_	SCS<1:0>		65
OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	66
OSCTUNE	_			TUN<5:0>					
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	_	-	_	88
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	—	_	_	90
T1CON	TMR1C	S<1:0>	T1CKPS<1:0>		T10SCEN	T1SYNC		TMR10N	173

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16(L)F1823 only.

#### TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page	
CONFIG1	13:8		_	FCMEN	IESO CLKOUTEN		BOREN<1:0>		CPD	46	
	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		<1:0> FOSC<2:0>				

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC12F1822/16F1823 only.

## 11.2 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to **Section 30.0 "Electrical Specifications"**. If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

#### 11.2.1 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 11-1: DATA EEPROM READ

BANKSEL	EEADRL	;
MOVLW	DATA_EE_ADDR	2 ;
MOVWF	EEADRL	;Data Memory
		;Address to read
BCF	EECON1, CFGS	;Deselect Config space
BCF	EECON1, EEPG	D;Point to DATA memory
BSF	EECON1, RD	;EE Read
MOVF	EEDATL, W	;W = EEDATL

Note: Data EEPROM can be read regardless of the setting of the CPD bit.

## 11.2.2 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

#### 11.2.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

### 11.2.4 DATA EEPROM OPERATION DURING CODE-PROTECT

Data memory can be code-protected by programming the CPD bit in the Configuration Word 1 (Register 5-1) to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

## 12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

<u>RA0</u>

- 1. ICSPDAT
- 2. ICDDAT
- 3. DACOUT (DAC)
- 4. MDOUT (PIC12(L)F1822 only)
- 5. TX/CK (EUSART)
- 6. SDO (PIC12(L)F1822 only)
- 7. P1B (PIC12(L)F1822 only)

### <u>RA1</u>

- 1. ICSPCLK
- 2. ICDCLK
- 3. SCL (PIC12(L)F1822 only)
- 4. RX/DT (EUSART)
- 5. SCK (PIC12(L)F1822 only)

## <u>RA2</u>

- 1. SRQ
- 2. C1OUT (Comparator)
- 3. SDA (PIC12(L)F1822 only)
- 4. CCP1/P1A (PIC12(L)F1822 only)

## <u>RA3</u>

No output priorities. Input only pin.

#### <u>RA4</u>

- 1. OSC2
- 2. CLKOUT
- 3. T1OSO (Timer1 Oscillator)
- 4. CLKR
- 5. TX/CK (PIC12(L)F1822 only)
- 6. SDO
- 7. P1B (PIC12(L)F1822 only)

### <u>RA5</u>

1. OSC1

- 2. T1OSI (Timer1 Oscillator)
- 3. SRNQ (PIC12(L)F1822 only)
- 4. RX/DT (PIC12(L)F1822 only)
- 5. CCP1/P1A (PIC12(L)F1822 only)

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x		
—	—	RA5	RA4	RA3	RA2	RA1	RA0		
bit 7							bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
u = Bit is uncha	u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

## REGISTER 12-2: PORTA: PORTA REGISTER

<b>l as</b> '0
2

bit 5-0	RA<5:0>: PORTA I/O Value bits <sup>(1)</sup>
	1 = Port pin is <u>&gt;</u> Vін
	0 = Port pin is <u>&lt;</u> VIL

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

## REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0
bit 5-4	<b>TRISA&lt;5:4&gt;:</b> PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	<b>TRISA3:</b> RA3 Port Tri-State Control bit This bit is always '1' as RA3 is an input only
bit 2-0	<b>TRISA&lt;2:0&gt;:</b> PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output



R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	WPUEN: We	ak Pull-up Ena	ble bit				
	1 = All weak	pull-ups are dis	abled (except	MCLR, if it is	enabled)		
	0 = Weak pu	II-ups are enabl	ed by individu	ial WPUx latch	values		
bit 6	INTEDG: Inte	errupt Edge Sel	ect bit				
	1 = Interrupt	on rising edge	of RB0/INT pil	n			
h:4 <b>F</b>				11			
DIL 5							
	0 = Internal i	nstruction cvcle	clock (Fosc/4	4)			
bit 4	TMR0SE: Tir	ner0 Source Ec	lge Select bit	,			
	1 = Incremer	nt on high-to-lov	v transition on	T0CKI pin			
	0 = Incremen	nt on low-to-high	n transition on	T0CKI pin			
bit 3	PSA: Presca	ller Assignment	bit				
	1 = Prescale	r is not assigne	d to the Timer	0 module			
	0 = Prescale	r is assigned to	the Timer0 m	odule			
bit 2-0	<b>PS&lt;2:0&gt;:</b> Pre	escaler Rate Se	elect bits				
	Bit	Value Timer0	Rate				
	(	000 1:2					
	(						
	(		6				
	-	100 1:3	2				

## REGISTER 20-1: OPTION\_REG: OPTION REGISTER

TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER	TABLE 20-1:	SUMMARY OF REGISTERS ASSOCIATED WI	TH TIMERO
--	-------------	------------------------------------	-----------

1:64

1:128

1:256

101

110 111

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	CPSRM	—	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	302
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	164
TMR0	Timer0 Module Register						162*		
TRISA	—		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117

**Legend:** — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

## 21.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 21-1, is used to control Timer1 and select the various features of the Timer1 module.

## REGISTER 21-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1CS<1:0>		T1CKP	S<1:0>	T1OSCEN	T1SYNC		TMR10N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits
	<ul> <li>11 = Timer1 clock source is Capacitive Sensing Oscillator (CAPOSC)</li> <li>10 = Timer1 clock source is pin or oscillator:</li> </ul>
	IT TIOSCEN = 0: External clock from T1CKI pin (on the rising edge) If T1OSCEN = 1:
	Crystal oscillator on T1OSI/T1OSO pins
	01 = Timer1 clock source is system clock (Fosc) 00 = Timer1 clock source is instruction clock (Fosc/4)
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value
	01 = 1:2 Prescale value
	00 = 1:1 Prescale value
bit 3	T1OSCEN: LP Oscillator Enable Control bit
	1 = Dedicated Timer1 oscillator circuit enabled
	0 = Dedicated Timer1 oscillator circuit disabled
bit 2	<b>T1SYNC:</b> Timer1 External Clock Input Synchronization Control bit
	$\frac{\text{TMR1CS}<1:0>=1X}{1:0>=1X}$
	1 = Do not synchronize external clock input
	0 – Synchronize external clock input with system clock (FOSC)
	$\underline{TMR1CS} = 0X$
	This bit is ignored.
bit 1	Unimplemented: Read as '0'
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1
	Clears Timer1 Gate flip-flop

## 24.4.2 FULL-BRIDGE MODE (PIC16(L)F1823 ONLY)

In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 24-10.

In the Forward mode, pin CCP1/P1A is driven to its active state, pin P1D is modulated, while P1B and P1C will be driven to their inactive state as shown in Figure 24-11.

In the Reverse mode, P1C is driven to its active state, pin P1B is modulated, while P1A and P1D will be driven to their inactive state as shown Figure 24-11.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the P1A, P1B, P1C and P1D pins as outputs.



FIGURE 24-10: EXAMPLE OF FULL-BRIDGE APPLICATION

R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CCP1AS	SE	CCP1AS<2:0>	>	PSS1A	AC<1:0>	PSS1B	D<1:0>
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is ι	unchanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7 <b>CCP1ASE:</b> CCP1 Auto-Shutdown Event Status bit 1 = A shutdown event has occurred; CCP1 outputs are in shutdown state 0 = CCP1 outputs are operating							
bit 6-4	<b>CCP1AS&lt;2:0&gt;:</b> CCP1 Auto-Shutdown Source Select bits 000 = Auto-shutdown is disabled 001 = Comparator C1 output high <sup>(1)</sup> 010 = Comparator C2 output high <sup>(1, 2)</sup> 011 = Either Comparator C1 or C2 high <sup>(1, 2)</sup> 100 = VIL on FLT0 pin 101 = VIL on FLT0 pin or Comparator C1 high <sup>(1)</sup> 110 = VIL on FLT0 pin or Comparator C2 high <sup>(1, 2)</sup> 111 = VIL on FLT0 pin or Comparator C2 high <sup>(1, 2)</sup>						
bit 3-2	PSS1AC<1 00 = Drive   01 = Drive   1x = Pins F	PSS1AC<1:0>: Pins P1A and P1C Shutdown State Control bits <sup>(2)</sup> 00 = Drive pins P1A and P1C to '0' 01 = Drive pins P1A and P1C to '1' 1x = Pins P1A and P1C tri-state					
bit 1-0 <b>PSS1BD&lt;1:0&gt;:</b> Pins P1B and P1D Shutdown State Control bits <sup>(2)</sup> 00 = Drive pins P1B and P1D to '0' 01 = Drive pins P1B and P1D to '1' 1x = Pins P1B and P1D tri-state							
Note 1: 2:	If C1SYNC is en C2, P1C and P1	abled, the shutd D available on F	own will be de PIC16(L)F1823	layed by Timer only.	1.		

## REGISTER 24-2: CCP1AS: CCP1 AUTO-SHUTDOWN CONTROL REGISTER

### 25.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSP1STAT register is set when the CPU writes to SSP1BUF and is cleared when all eight bits are shifted out.

### 25.6.6.2 WCOL Status Flag

If the user writes the SSP1BUF when a transmit is already in progress (i.e., SSP1SR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).

WCOL must be cleared by software before the next transmission.

### 25.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSP1CON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

#### 25.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSP1CON2 register.
- 2. SSP1IF is set by hardware on completion of the Start.
- 3. SSP1IF is cleared by software.
- 4. The MSSP1 module will wait the required start time before any other operation takes place.
- 5. The user loads the SSP1BUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSP1BUF is written to.
- 7. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- The MSSP1 module generates an interrupt at the end of the ninth clock cycle by setting the SSP1IF bit.
- 9. The user loads the SSP1BUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSP1CON2 register. Interrupt is generated once the Stop/Restart condition is complete.

RRF	Rotate Right f through Carry				
Syntax:	[ <i>label</i> ] RRF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	See description below				
Status Affected:	С				
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				



SUBLW	Subtract W from literal				
Syntax:	[ <i>label</i> ] SUBLW k				
Operands:	$0 \le k \le 255$				
Operation:	$k - (W) \to (W)$				
Status Affected:	C, DC, Z				
Description:	The W register is subtracted (2's com- plement method) from the 8-bit literal 'k'. The result is placed in the W regis- ter.				
	C = 0 W > k				
	C = 1 W ≤ k				

DC = 0

DC = 1

W<3:0> > k<3:0>

 $W<3:0> \le k<3:0>$ 

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ prescaler}, \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W from f					
Syntax:	[label] SU	JBWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(f) - (W) $\rightarrow$ (d	lestination)				
Status Affected:	C, DC, Z					
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.					
	<b>C</b> = 0	W > f				
	<b>C =</b> 1	$W \leq f$				
	DC = 0	W<3:0> > f<3:0>				
	DC = 1	W<3:0> ≤ f<3:0>				

SUBWFB	Subtract W from f with Borrow					
Syntax:	SUBWFB f {,d}					
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$					
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$					
Status Affected:	C, DC, Z					
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.					



## FIGURE 30-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)

















## 32.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB X SIM Software Simulator
- · Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

## 32.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

## 16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	16			
Pitch	е	0.65 BSC			
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.127 REF			
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.50	2.60	2.70	
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.50	2.60	2.70	
Terminal Width	b	0.25	0.30	0.35	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-257A Sheet 2 of 2

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>IXI</u>	- <u>X</u>	<u>/xx</u>	<u>xxx</u>	Exa	mple	s:	
Device	Tape and Reel Option	Temperature Range	e Package	Pattern	a) b)	PIC1 packa PIC1 packa	2F1822 - I/MF 301 = Industrial temp., DFN age, QTP pattern #301. 6F1823 - I/P = Industrial temp., PDIP ace.	
Device:	PIC12F1822, PIC16F1823,	PIC12LF1822 PIC16LF1823			c)	PIC16F1823 - E/ST= Extended temp., TSSOP package.		
Tape and Reel Option:	Blank = stand T = Tape and	ard packaging (tu Reel <sup>(1)</sup>	be or tray)					
Temperature Range:	I = -40 E = -40	)°C to	(Industrial) (Extended)					
Package: <sup>(2)</sup>	$\begin{array}{rcl} JQ & = & \text{Mic}\\ MF & = & \text{Mic}\\ ML & = & \text{Mic}\\ P & = & Pla\\ RF & = & \text{Mic}\\ SL & = & SC\\ SN & = & SC\\ ST & = & TS \end{array}$	cro Lead Frame (I cro Lead Frame (I cro Lead Frame (I astic DIP cro Lead Frame (I DIC SOP	JQFN) 4x4x0.5mm DFN) 3x3x0.9mm QFN) 4x4x0.9mm JDFN) 3x3x0.5mm		Note	e 1: 2:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. Small-form factor packaging options may be available. Please check	
Pattern:	QTP, SQTP, C (blank otherwi	Code or Special R ise)	equirements				www.microchip.com/packaging for small form-factor package availability, or contact your local Sales Office.	