

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-VQFN Exposed Pad
Supplier Device Package	16-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1823t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-3: PIC16(L)F1823 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description		
RA0/AN0/CPS0/C1IN+/	RA0	TTL	CMOS	General purpose I/O.		
DACOUT/TX ⁽¹⁾ /CK ⁽¹⁾ /ICSPDAT/	AN0	AN	_	A/D Channel 0 input.		
ICDDAI	CPS0	AN		Capacitive sensing input 0.		
	C1IN+	AN		Comparator C1 positive input.		
	DACOUT	_	AN	Digital-to-Analog Converter output.		
	TX	_	CMOS	USART asynchronous transmit.		
	СК	ST	CMOS	USART synchronous clock.		
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.		
RA1/AN1/CPS1/C12IN0-/VREF+/	RA1	TTL	CMOS	General purpose I/O.		
SRI/RX ⁽¹⁾ /DT ⁽¹⁾ /ICSPCLK/	AN1	AN		A/D Channel 1 input.		
ICDCLK	CPS1	AN	_	Capacitive sensing input 1.		
	C12IN0-	AN	_	Comparator C1 or C2 negative input.		
	VREF+	AN	_	A/D and DAC Positive Voltage Reference input.		
	SRI	ST	_	SR latch input.		
	RX	ST		USART asynchronous input.		
	DT	ST	CMOS	USART synchronous data.		
	ICSPCLK	ST		Serial Programming Clock.		
RA2/AN2/CPS2/T0CKI/INT/	RA2	ST	CMOS	General purpose I/O.		
C1OUT/SRQ/FLT0	AN2	AN		A/D Channel 2 input.		
	CPS2	AN	_	Capacitive sensing input 2.		
	T0CKI	ST		Timer0 clock input.		
	INT	ST		External interrupt.		
	C10UT	_	CMOS	Comparator C1 output.		
	SRQ	_	CMOS	SR latch non-inverting output.		
	FLT0	ST		ECCP Auto-Shutdown Fault input.		
RA3/SS ⁽¹⁾ /T1G ⁽¹⁾ /VPP/MCLR	RA3	TTL	_	General purpose input.		
	SS	ST	_	Slave Select input.		
	T1G	ST		Timer1 Gate input.		
	VPP	HV		Programming voltage.		
	MCLR	ST	_	Master Clear with internal pull-up.		
RA4/AN3/CPS3/OSC2/	RA4	TTL	CMOS	General purpose I/O.		
CLKOUT/T1OSO/CLKR/SDO ⁽¹⁾ /	AN3	AN		A/D Channel 3 input.		
116.7	CPS3	AN		Capacitive sensing input 3.		
	OSC2	XTAL	XTAL	Crystal/Resonator (LP, XT, HS modes).		
	CLKOUT	_	CMOS	Fosc/4 output.		
	T10S0	XTAL	XTAL	Timer1 oscillator connection.		
	CLKR	_	CMOS	Clock Reference output.		
	SDO	_	CMOS	SPI data output.		
	T1G	ST		Timer1 Gate input.		
Legend: AN = Analog input or o	utput CMC	S= CMC	DS compa	atible input or output OD = Open Drain		

TTL = TTL compatible input of output $TTL = TTL compatible input of ST = Schmitt Trigger input with CMOS levels <math>I^2C^{TM}$ = Schmitt Trigger input with I²C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be assigned to one of two pin locations via software. See APFCON register (Register 12-1).

7.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- · Stack Overflow
- Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 7-1.

FIGURE 7-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

;;;;;;	<pre>; This write routine assumes the following: ; 1. The 16 bytes of data are loaded, starting at the address in DATA_ADDR ; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR, ; stored in little endian format ; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH:ADDRL ; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F</pre>						
;		BCF	INTCON,GIE	; Disable ints so required sequences will execute properly			
		BANKSEL	EEADRH	; Bank 3			
		MOVE	ADDRH,W	; Load initial address .			
		MOVE	ADDRI. W	;			
		MOVWF	EEADRL	;			
		MOVLW	LOW DATA_ADDR	; Load initial data address			
		MOVWF	FSROL	;			
		MOVLW	HIGH DATA_ADDR	; Load initial data address			
		MOVWF	FSR0H	; . Deint te nuemen nomen			
		BCF	EECON1,EEPGD	; Not configuration space			
		BSF	EECON1, WREN	; Enable writes			
		BSF EECON1,LWLO		; Only Load Write Latches			
LC	OP						
		MOVIW	FSR0++	; Load first data byte into lower			
		MOVWF	EEDATL				
		MOVIW	FSRU++	; Load second data byte into upper .			
		MOVWF	LEDAIN	1			
		MOVF	EEADRL,W	; Check if lower bits of address are '000'			
		XORLW	0x07	; Check if we're on the last of 8 addresses			
		ANDLW	0x07	;			
		BTFSC	STATUS,Z	; Exit if last of eight words,			
		GOTO	START_WRITE	;			
		MOVIW	55h	; Start of required write sequence:			
		MOVWF	EECON2	/ Write 55h			
	س م	MOVLW	0AAh	;			
	enc	MOVWF	EECON2	; Write AAh			
	nbe	BSF	EECON1,WR	; Set WR bit to begin write			
	<u>ж</u> %	NOP		; Any instructions here are ignored as processor			
				; halts to begin write sequence : Processor will stop here and wait for write to complete			
		NOP		, riccessor will scop here and walt for write to complete.			
				; After write processor continues with 3rd instruction.			
		INCF	EEADRL, F	; Still loading latches Increment address			
		GOTO	LOOP	; Write next latches			
-							
SI	ARI_V	BCE	FFCON1 LWLO	: No more loading latches - Actually start Elash program			
		ber	EECONI, HWHO	; memory write			
		MOVLW	55h	; Start of required write sequence:			
		MOVWF	EECON2	; Write 55h			
	red	MOVLW	0AAh	; . Maite Alle			
	aue	MOVWF	EECONZ FECON1 WR	, Write AAN : Set WR bit to begin write			
	Sec Re	NOP	ELCONT, WR	; Any instructions here are ignored as processor			
				; halts to begin write sequence			
		NOP		; Processor will stop here and wait for write complete.			
	L						
		DOF		; after write processor continues with 3rd instruction			
		BSF	INTCON, GIE	; Enable interrupts			

11.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written. Example 11-6 shows how to verify a write to EEPROM.

EXAMPLE 11-6: EEPROM WRITE VERIFY

BANKSEL	EEDATL	;
MOVF	EEDATL, W	;EEDATL not changed
		;from previous write
BSF	EECON1, RE	;YES, Read the
		;value written
XORWF	EEDATL, W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

23.5 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCARH register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCARL register.

23.6 Carrier Source Pin Disable

Some peripherals assert control over their corresponding output pin when they are enabled. For example, when the CCP1 module is enabled, the output of CCP1 is connected to the CCP1 pin.

This default connection to a pin can be disabled by setting the MDCHODIS bit in the MDCARH register for the carrier high source and the MDCLODIS bit in the MDCARL register for the carrier low source.

23.7 Programmable Modulator Data

The MDBIT of the MDCON register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

23.8 Modulator Source Pin Disable

The modulator source default connection to a pin can be disabled by setting the MDMSODIS bit in the MDSRC register.

23.9 Modulated Output Polarity

The modulated output signal provided on the MDOUT pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON register.

23.10 Slew Rate Control

The slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the MDSLR bit in the MDCON register.

23.11 Operation in Sleep Mode

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep.

23.12 Effects of a Reset

Upon any device Reset, the Data Signal Modulator module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

ECCP Mode	P1M<1:0>	CCP1/P1A	P1B	P1C ⁽²⁾	P1D ⁽²⁾
Single	0 0	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward ⁽²⁾	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse ⁽²⁾	11	Yes	Yes	Yes	Yes

TABLE 24-9: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

Note 1: PWM Steering enables outputs in Single mode.

2: PIC16(L)F1823 only.

FIGURE 24-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

			-		Period	→
00	(Single Output)	PxA Modulated			1	
		PxA Modulated]		
10	(Half-Bridge)	PxB Modulated			; ; 	i
		PxA Active			<u> </u>	 I I
01	(Full-Bridge,	PxB Inactive	_ ;		1 1 1	
	Forward)	PxC Inactive	i i i		 	
		PxD Modulated	/		ļ	- - - -
		PxA Inactive	_ :		1 1 1	
11	(Full-Bridge,	PxB Modulated			į	
	Reverse)	PxC Active	:		+ + +	
		PxD Inactive	_ :		1 1 1	

Delay = 4 * Tosc * (PWMxCON<6:0>)

25.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP1 clock is much faster than the system clock.

In Slave mode, when MSSP1 interrupts are enabled, after the master completes sending data, an MSSP1 interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP1 interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP1 interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	118
ANSELC	_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	122
APFCON	RXDTSEL	SDOSEL	SSSEL		T1GSEL	TXCKSEL	P1BSEL ⁽²⁾	CCP1SEL ⁽²⁾	114
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
SSP1BUF	Synchronous	Serial Port Re	ceive Buffer/T	ransmit Regist	ter				221*
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		264
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	266
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	263
TRISA	_		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC ⁽¹⁾	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP1 in SPI mode.

* Page provides register information.

Note 1: PIC16(L)F1823 only.

2: PIC12(L)F1822 only.



25.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSP1CON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

25.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSP1STAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSP1BUF with data to transfer to the master. If the SEN bit of SSP1CON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSP1BUF was read before the ninth falling edge of SCL.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSP1BUF was loaded before the ninth falling edge of SCL. It is now always cleared for read requests.

25.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSP1ADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

25.5.6.3 Byte NACKing

When AHEN bit of SSP1CON3 is set; CKP is cleared by hardware after the eighth falling edge of SCL for a received matching address byte. When DHEN bit of SSP1CON3 is set; CKP is cleared after the eighth falling edge of SCL for received data.

Stretching after the eighth falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

25.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 25-23).



FIGURE 25-23: CLOCK SYNCHRONIZATION TIMING

26.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

26.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

26.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

26.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x
SPEN	RX9	SREN	CREN		FFRR	OFRR	RX9D
bit 7	1010	ONLEN	OREN	, IBBEIT		OLINY	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set	C	'0' = Bit is clea	ared				
bit 7	SPEN: Serial	Port Enable bi	t				
	1 = Serial po	rt enabled (cor	figures RX/D	T and TX/CK p	oins as serial po	rt pins)	
	0 = Serial po	rt disabled (hel	d in Reset)				
bit 6	RX9: 9-bit Re	ceive Enable b	it				
	1 = Selects 9 0 = Selects 8	B-bit reception					
bit 5	SREN: Single	e Receive Enat	ole bit				
	Asynchronous	<u>s mode</u> :					
	Don't care						
	Synchronous	mode – Maste	<u>r</u> :				
	1 = Enables	single receive					
	This bit is clea	ared after receive	otion is compl	ete.			
	Synchronous	mode – Slave					
	Don't care						
bit 4	CREN: Contir	nuous Receive	Enable bit				
	Asynchronous	<u>s mode</u> :					
	1 = Enables	receiver					
	0 = Disables	receiver					
	1 = Enables	<u>rnoue</u> . continuous rec	eive until enal	ble bit CREN is	s cleared (CREN	l overrides SRI	EN)
	0 = Disables	continuous rec	eive				,
bit 3	ADDEN: Add	ress Detect En	able bit				
	Asynchronous	<u>s mode 9-bit (F</u>	2X9 = 1):				
	1 = Enables	address detect	ion, enable in	terrupt and loa	id the receive bu	uffer when RSR	<8> is set
	0 = Disables	address detec	tion, all bytes	are received a	ind ninth bit can	be used as par	rity bit
	Asynchronous		<u>(X9 = 0)</u> .				
bit 2	EEPP. Frami	ng Error bit					
Dit Z	1 = Framing	error (can be u	ndated by rea	ading RCREG	register and reg	eive next valid i	hvte)
	0 = No framing	ng error					byte)
bit 1	OERR: Overr	un Error bit					
	1 = Overrun 0 = No overr	error (can be c un error	leared by clea	aring bit CREN)		
bit 0	RX9D: Ninth	bit of Received	Data				
	This can be a	ddress/data bit	or a parity bi	t and must be	calculated by us	er firmware.	

REGISTER 26-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER⁽¹⁾

FIGURE 26-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION Statistics Statistis Statistics

31 The 83/8-687 (e-08/90 is his white he balls see

27.7.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "*Software Handling for Capacitive Sensing*" (DS01103) for more detailed information on the software required for CPS module.

Note:	For more information on general capacitive sensing refer to Application Notes:
	 AN1101, "Introduction to Capacitive Sensing" (DS01101)
	• AN1102, "Layout and Physical
	Design Guidelines for Capacitive Sensina" (DS01102)

27.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

30.2 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Industrial, Extended)

PIC12LF1822/16LF1823			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
PIC12F1822/16F1823			$\begin{array}{l} \mbox{Standard Operating Conditions (unlet $$Operating temperature} $$-40^\circ C \leq T $$A$$-40^\circ C \leq T $$A$$-40^\circ C \leq T $$A$$-40^\circ C \leq T $$A$$-40^\circ C \leq T $$A$} \end{tabular}$				less otherwise stated) $A \le +85^{\circ}C$ for industrial $A \le +125^{\circ}C$ for extended	
Param	Device	Min	Tynt	Max	Units		Conditions	
No.	Characteristics		Typ† Max.		enne	Vdd	Note	
D014		_	143	260	μA	1.8	Fosc = 4 MHz	
		_	240	450	μA	3.0	– Medium-power mode	
		_	300	550	μA	5.0		
	Supply Current (IDD) ^{(1, 2}	2)		-				
D015		—	2.0	20	μA	1.8	Fosc = 31 kHz	
		—	4.0	22	μA	3.0	LFINTOSC mode	
D015		_	21	45	μA	1.8	Fosc = 31 kHz	
		—	27	50	μA	3.0		
		_	28	60	μA	5.0		
D016		_	110	250	μA	1.8	Fosc = 500 kHz	
		—	150	280	μA	3.0	MFINTOSC mode	
D016		_	132	190	μA	1.8	Fosc = 500 kHz	
		_	165	230	μA	3.0	MFINTOSC mode	
		_	210	280	μA	5.0		
D017*		-	0.55	0.8	mA	1.8	Fosc = 8 MHz	
		-	0.8	1.25	mA	3.0	HFINTOSC mode	
D017*		_	0.6	0.9	mA	1.8	Fosc = 8 MHz	
		_	0.9	1.4	mA	3.0	HFINIOSC mode	
		_	1.0	1.5	mA	5.0		
D018		_	0.8	1.2	mA	1.8	Fosc = 16 MHz	
		-	1.3	1.9	mA	3.0	HFINTOSC mode	
D018		_	0.8	1.2	mA	1.8	Fosc = 16 MHz	
		_	1.3	1.8	mA	3.0	HEINTOSC mode	
		_	1.5	2.0	mA	5.0		
D019		-	2.2	3.3	mA	3.0	Fosc = 32 MHz	
		_	2.3	3.6	mA	3.6	HEINTOSC mode (Note 3)	
D019		_	2.2	3.3	mA	3.0	Fosc = 32 MHz	
		—	2.3	3.6	mA	5.0	HFINTOSC mode (Note 3)	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

- 3: 8 MHz internal RC oscillator with 4x PLL enabled.
- 4: 8 MHz crystal oscillator with 4x PLL enabled.

5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

30.3 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Power-Down) (Continued)

PIC12LF1822/16LF1823				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
PIC12F1822/16F1823			Standaı Operatir	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param	Device Characteristics	Min	Тур†	Max. +85°C	Max. +125°C	Units	Conditions		
No.		WIII.					Vdd	Note	
Power-down Base Current (IPD) ⁽²⁾									
D028B			30	50	60	μA	1.8	Comparator Current, High Power	
		—	31	55	70	μA	3.0	mode, one comparator enabled (Note 1)	
D028B			60	85	90	μA	1.8	Comparator Current, High Power	
		—	62	90	95	μA	3.0	mode, one comparator enabled	
		—	64	95	100	μA	5.0	(Note 1)	
D028C		_	31	51	61	μA	1.8	Comparator Current, High Powe	
		—	32	56	71	μA	3.0	mode, two comparators enabled	
D028C		_	61	85	90	μA	1.8	Comparator Current, High Power	
			63	90	95	μA	3.0	mode, two comparators enabled	
			65	95	100	μA	5.0	(Note I)	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

30.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

т			
F	Frequency	Т	Time
Lower	case letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDIx	sc	SCKx
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upper	case letters and their meanings:	·	
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 30-5: LOAD CONDITIONS



-

....

.

TABLE 30-8: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS.(1, 2, 3)

VDD = $3.0V$, TA = $25^{\circ}C$							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	NR	Resolution	_	_	10	bit	
AD02	EIL	Integral Error			±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	_		±1	LSb	No missing codes VREF = 3.0V
AD04	EOFF	Offset Error			±2.5	LSb	VREF = 3.0V
AD05	Egn	Gain Error	_	_	±2.0	LSb	VREF = 3.0V
AD06	VREF	Reference Voltage ⁽⁴⁾	1.8	_	Vdd	V	VREF = (VREF+ minus VREF-)
AD07	VAIN	Full-Scale Range	Vss		VREF	V	
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_		10	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

4: ADC Reference Voltage (REF+) is the selected input, VREF+ pin, VDD pin or the FVR Buffer 1. When the FVR is selected as the reference input, the FVR Buffer 1 output selection must be 2.048V or 4.096V (ADFVR<1:0> = 1x).

TABLE 30-9: ADC CONVERSION REQUIREMENTS

Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD130*	Tad	A/D Clock Period	1.0	-	9.0	μs	Tosc-based
		A/D Internal RC Oscillator Period	1.0	2.5	6.0	μS	ADCS<1:0> = 11 (ADRC mode)
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	-	TAD	Set GO/DONE bit to conversion complete
AD132*	TACQ	Acquisition Time	—	5.0	—	μS	
* These parameters are characterized but not tested							

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: The ADRES register may be read on the following TCY cycle.

32.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

32.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

32.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

32.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

33.1 Package Marking Information (Continuation)







16-Lead QFN (4x4x0.9 mm) 16-Lead UQFN (4x4x0.5 mm)

Example



Legend	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.				
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.					

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-254A Sheet 1 of 2