

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1823t-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
RA5/CLKIN/OSC1/T1OSI/T1CKI	RA5	TTL	CMOS	General purpose I/O.
	CLKIN	CMOS		External clock input (EC mode).
	OSC1	XTAL		Crystal/Resonator (LP, XT, HS modes).
	T10SI	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST	_	Timer1 clock input.
RC0/AN4/CPS4/C2IN+/SCL/	RC0	TTL	CMOS	General purpose I/O.
SCK	AN4	AN		A/D Channel 4 input.
	CPS4	AN		Capacitive sensing input 4.
	C2IN+	AN		Comparator C2 positive input.
	SCL	l ² C™	OD	I ² C [™] clock.
	SCK	ST	CMOS	SPI clock.
RC1/AN5/CPS5/C12IN1-/SDA/	RC1	TTL	CMOS	General purpose I/O.
SDI	AN5	AN	_	A/D Channel 5 input.
	CPS5	AN	_	Capacitive sensing input 5.
	C12IN1-	AN	_	Comparator C1 or C2 negative input.
	SDA	I ² C™	OD	I ² C™ data input/output.
	SDI	CMOS		SPI data input.
RC2/AN6/CPS6/C12IN2-/P1D/	RC2	TTL	CMOS	General purpose I/O.
SDO ⁽¹⁾ /MDCIN1	AN6	AN		A/D Channel 6 input.
	CPS6	AN		Capacitive sensing input 6.
	C12IN2-	AN		Comparator C1 or C2 negative input.
	P1D		CMOS	PWM output.
	SDO	_	CMOS	SPI data output.
	MDCIN1	ST		Modulator Carrier Input 1.
RC3/AN7/CPS7/C12IN3-/P1C/	RC6	TTL	CMOS	General purpose I/O.
SS ⁽¹⁾ /MDMIN	AN7	AN		A/D Channel 6 input.
	CPS7	AN	_	Capacitive sensing input 6.
	C12IN3-	AN	_	Comparator C1 or C2 negative input.
	P1C		CMOS	PWM output.
	SS	ST		Slave Select input.
	MDMIN	ST		Modulator source input.
RC4/C2OUT/SRNQ/P1B/CK ⁽¹⁾ /	RC4	TTL	CMOS	General purpose I/O.
TX ⁽¹⁾ /MDOUT	C2OUT		CMOS	Comparator C2 output.
	SRNQ		CMOS	SR latch inverting output.
	P1B	_	CMOS	PWM output.
	СК	ST	CMOS	USART synchronous clock.
	ТΧ		CMOS	USART asynchronous transmit.
	MDOUT	_	CMOS	Modulator output.
RC5/P1A/CCP1/DT ⁽¹⁾ /RX ⁽¹⁾ /	RC5	TTL	CMOS	General purpose I/O.
MDCIN2	P1A	—	CMOS	PWM output.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	DT	ST	CMOS	USART synchronous data.
	RX	ST		USART asynchronous input.
	MDCIN2	ST		Modulator Carrier Input 2.
Legend: AN = Analog input or c	output CMC	DS= CMC	DS compa	atible input or output OD = Open Drain
HV = High Voltage	TIPUL ST XTAI	- Schi L = Crys	stal	

TABLE 1-3: PIC16(L)F1823 PINOUT DESCRIPTION (CONTINUED)

Note 1: Pin functions can be assigned to one of two pin locations via software. See APFCON register (Register 12-1).

TABLE 3-3:PIC12(L)F1822/16(L)F1823 MEMORY MAP, BANKS 0-7

	BANK 0	•	BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch		30Ch	_	38Ch	_
00Dh		08Dh	—	10Dh		18Dh		20Dh	-	28Dh	_	30Dh	_	38Dh	_
00Eh	PORTC ⁽¹⁾	08Eh	TRISC ⁽¹⁾	10Eh	LATC ⁽¹⁾	18Eh	ANSELC ⁽¹⁾	20Eh	WPUC ⁽¹⁾	28Eh	—	30Eh	—	38Eh	—
00Fh	—	08Fh	—	10Fh	—	18Fh	—	20Fh	—	28Fh	—	30Fh	—	38Fh	_
010h	_	090h		110h	_	190h	_	210h	_	290h	_	310h	_	390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	—	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSP1ADD	292h	CCPR1H	312h	—	392h	IOCAN
013h	_	093h	_	113h	CM2CON0 ⁽¹⁾	193h	EEDATL	213h	SSP1MASK	293h	CCP1CON	313h	_	393h	IOCAF
014h	_	094h	—	114h	CM2CON1 ⁽¹⁾	194h	EEDATH	214h	SSP1STAT	294h	PWM1CON	314h	—	394h	
015h	TMR0	095h	OPTION	115h	CMOUT	195h	EECON1	215h	SSP1CON1	295h	CCP1AS	315h	—	395h	
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSP1CON2	296h	PSTR1CON	316h	—	396h	—
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	_	217h	SSP1CON3	297h	_	317h	_	397h	_
018h	I1CON	098h	OSCIUNE	118h	DACCONO	198h		218h	—	298h	—	318h	—	398h	—
019h	TIGCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h	_	299h		319h	_	399h	—
01Ah	IMR2	09Ah	OSCSTAT	11Ah	SRCONO	19Ah	TXREG	21Ah	—	29Ah	—	31Ah	_	39Ah	CLKRCON
01Bh	PR2	09Bh	ADRESL	11Bn	SRCON1	19BN	SPBRGL	21Bn	—	29BN	—	31Bh	—	39BN	-
01Ch	12CON	09Ch	ADRESH	TICh	-	1900	SPBRGH	2100		29Ch		3100	_	39Ch	MDCON
01Dh	-	09Dh	ADCONU	11Dh	APECON	19Dh	RCSTA	21Dh	—	29Dh	—	31Dh	_	39Dh	MDSRC
01Eh	CPSCON0	09Eh	ADCON1	11Eh	_	19Eh	IXSIA	21Eh	—	29Eh	—	31Eh	_	39Eh	MDCARL
01Fn 020b	CPSCON1	09Fn		11FN 120h	_	19FN 140b	BAUDCON	21Fn 220h	—	29FN	_	31Fn 320h	_	39FN 340b	MDCARH
02011		UAUII	Purpose	12011		iAui		22011		27011		52011		5701	
	General		Register												
	Purpose	0BFh	32 Bytes		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented
	Register	0CFh			Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'
	80 Bytes		Doimplemented												
06Fh		0EFh	Redu ds U	16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h		0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
	Common PAM		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
			70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

Legend: = Unimplemented data memory locations, read as '0'.

Note 1: Available only on PIC16(L)F1823.

			01101101					,			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 8											
400h ⁽¹⁾	INDF0	Addressing the Addres	his location us al register)	es contents of	FSR0H/FSR0)L to address	data memory	ý		XXXX XXXX	XXXX XXXX
401h ⁽¹⁾	INDF1	Addressing the (not a physic	his location us al register)	es contents of	FSR1H/FSR1	1L to address	data memory	ý		XXXX XXXX	XXXX XXXX
402h ⁽¹⁾	PCL	Program Cou	unter (PC) Lea	ist Significant E	Byte					0000 0000	0000 0000
403h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
404h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ress 0 Low Poi	nter		•	•	•	0000 0000	uuuu uuuu
405h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ress 0 High Po	inter					0000 0000	0000 0000
406h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ress 1 Low Poi	nter					0000 0000	uuuu uuuu
407h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
408h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
409h ⁽¹⁾	WREG	Working Reg	ister	•	•					0000 0000	uuuu uuuu
40Ah ⁽¹⁾	PCLATH	_	Write Buffer	for the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
40Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
40Ch	—	Unimplement	ted	•	•		•	•		_	—
40Dh	—	Unimplement	ted							_	—
40Eh	_	Unimplement	ted							_	_
40Fh	—	Unimplement	ted							_	_
410h	—	Unimplement	ted							_	_
411h	—	Unimplement	ted							_	_
412h	—	Unimplement	ted							_	_
413h	—	Unimplement	ted							_	_
414h	—	Unimplement	ted							_	_
415h	—	Unimplement	ted							_	_
416h	—	Unimplement	ted							_	_
417h	—	Unimplement	ted							_	_
418h	—	Unimplement	ted							_	_
419h	—	Unimplement	ted							_	_
41Ah	—	Unimplement	ted							_	_
41Bh	—	Unimplement	ted							_	_
41Ch	—	Unimplement	ted							_	_
41Dh	—	Unimplement	ted							_	_
41Eh	_	Unimplement	ted							_	_
41Fh	-	Unimplement	ted							_	_

TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

Unimplemented. Read as '1'. 3:

4: PIC12(L)F1822 only.

3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.





3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.

FIGURE 3-10: LINEAR DATA MEMORY MAP



3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x
—	—	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 12-2: PORTA: PORTA REGISTER

l as '0
0

bit 5-0	RA<5:0>: PORTA I/O Value bits ⁽¹⁾
	1 = Port pin is <u>></u> Vін
	0 = Port pin is <u><</u> VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0
bit 5-4	TRISA<5:4>: PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	TRISA3: RA3 Port Tri-State Control bit This bit is always '1' as RA3 is an input only
bit 2-0	TRISA<2:0>: PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- Comparator positive input
- Digital-to-Analog Converter (DAC)
- Capacitive Sensing (CPS) module

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

14.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC, Comparators, DAC and CPS module is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 16.0** "**Analog-to-Digital Converter** (**ADC**) **Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to Comparators, DAC and CPS module. Reference Section 17.0 "Digital-to-Analog Converter (DAC) Module", Section 19.0 "Comparator Module" and Section 27.0 "Capacitive Sensing (CPS) Module" for additional information.

14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 30.0** "**Electrical Specifications**" for the minimum delay requirement.



21.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP/ECCP)
- · Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt
- Figure 21-1 is a block diagram of the Timer1 module.



FIGURE 21-1: TIMER1 BLOCK DIAGRAM

22.0 TIMER2 MODULE

The Timer2 module incorporate the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2, respectively
- Optional use as the shift clock for the MSSP1 modules (Timer2 only)

See Figure 22-1 for a block diagram of Timer2.





24.4 PWM (Enhanced Mode)

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PR2 registers
- T2CON registers
- CCPR1L registers
- CCP1CON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- CCP1AS registers
- PSTR1CON registers
- PWM1CON registers

The enhanced PWM module can generate the following four PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM (PIC16(L)F1823 only)
- Single PWM with PWM Steering mode

To select an Enhanced PWM Output mode, the P1M bits of the CCP1CON register must be configured appropriately.

The PWM outputs are multiplexed with I/O pins and are designated P1A, P1B, P1C and P1D. The polarity of the PWM pins is configurable and is selected by setting the bits CCP1M<3:0> in the CCP1CON register appropriately.

Figure 24-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 24-9 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCP1 pin.
 - **2:** Clearing the CCP1CON register will relinquish control of the CCP1 pin.
 - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
 - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.



FIGURE 24-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

24.4.2 FULL-BRIDGE MODE (PIC16(L)F1823 ONLY)

In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 24-10.

In the Forward mode, pin CCP1/P1A is driven to its active state, pin P1D is modulated, while P1B and P1C will be driven to their inactive state as shown in Figure 24-11.

In the Reverse mode, P1C is driven to its active state, pin P1B is modulated, while P1A and P1D will be driven to their inactive state as shown Figure 24-11.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the P1A, P1B, P1C and P1D pins as outputs.



FIGURE 24-10: EXAMPLE OF FULL-BRIDGE APPLICATION



FIGURE 24-13: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE

REGISTER 24-1: CCP1CON: CCP1 CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
P1M<	1:0>(1)	DC1B-	<1:0>		CCP1M	1<3:0>				
bit 7							bit 0			
Legend:										
R = Readable b	it	W = Writable bit		U = Unimpleme	ented bit, read as '0'					
u = Bit is uncha	nged	x = Bit is unknow	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other							
'1' = Bit is set		'0' = Bit is cleare	ed							
L:4 7 0				:						
DIT 7-6	Conturo modo:		put Configurat	ion dits."						
	Unused	<u>.</u>								
	Compare mode	<u>ə:</u>								
	Unused									
	PWM mode:									
	If CCP1M<3:	<u>:2> = 00, 01, 10:</u>	<i>(</i> 2)			(1)				
	xx = P1Aas	ssigned as Captur	e/Compare inp	out; P1B, P1C, P1	D assigned as po	ort pins(")				
	0.0 = Single	. <u>∠> = ⊥⊥.</u> output: P1A modi	ilated P1B P	1C_P1D assigned	as port pins					
	01 = Full-Br	idge output forwar	rd; P1D modul	ated; P1A active;	P1B, P1C inactiv	e ⁽¹⁾				
	10 = Half-Br 11 = Full-Br	ridge output; P1A,	P1B modulate	d with dead-band (ated: P1C active:	control; P1C, P1E) assigned as po _(1)	ort pins			
hit 5-4	DC1B<1:0>: P	WM Duty Cycle I	east Significar	at hits		c				
bit 0 4	Capture mode:		cust orginitour							
	Unused	<u>.</u>								
	Compare mode	<u>e:</u>								
	Unused									
	PWM mode:					000041				
hit 2 0		ECCD1 Mode Se	le PVVIVI duty (cycle. The eight M	Sbs are found in	CCPRIL.				
DIL 3-0		ECCPT Mode Se	lect bits	CP1 modulo)						
	0000 - Capit	rved								
	0010 = Comp	oare mode: toggle	output on mat	ch						
	0011 = Reser	rved								
	0100 = Captu	ure mode: everv fa	Illina edae							
	0101 = Captu	ure mode: every ri	sing edge							
	0110 = Captu	ure mode: every 4	th rising edge							
	0111 = Captu	are mode: every 1	6th rising edge	2						
	1000 = Comp	oare mode: initializ	e ECCP1 pin	low; set output on	compare match	(set CCP1IF)				
	1001 = Comp	oare mode: initializ	e ECCP1 pin	high; clear output	on compare mate	ch (set CCP1IF)				
	1010 = Comp	pare mode: genera	ate software in	terrupt only; ECCF	P1 pin reverts to I	/O state				
	if A/D	module is enable	d)	r (CCP1 resets 11	mer, sets CCP III	- Dit, and starts	A/D conversion			
	PWM mode:	mode: D1A D1C	antivo histo D		h					
	1101 = PWM	mode: P1A, P1C mode: P1A. P1C	active-high; P	1B, P1D active-hig	yıı N					
	1110 = PWM	mode: P1A, P1C	active-low; P1	B, P1D active-hig	h					
	1111 = PWM	mode: P1A, P1C	active-low; P1	B, P1D active-low	1					

Note 1: PIC16(L)F1823 only.

© 2010-2015 Microchip Technology Inc.

FIGURE 25-7: SPI DAISY-CHAIN CONNECTION





25.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSP1STAT register is set. The received address is loaded into the SSP1BUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 25.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSP1BUF register which also loads the SSP1SR register. Then the SCL pin should be released by setting the CKP bit of the SSP1CON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSP1CON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSP1BUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP1 interrupt is generated for each data transfer byte. The SSP1IF bit must be cleared by software and the SSP1STAT register is used to determine the status of the byte. The SSP1IF bit is set on the falling edge of the ninth clock pulse.

25.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSP1CON3 register is set, the BCL1IF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

25.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 25-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSP1STAT is set; SSP1IF is set if interrupt-on-Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSP1IF bit.
- 4. Slave hardware generates an ACK and sets SSP1IF.
- 5. SSP1IF bit is cleared by user.
- 6. Software reads the received address from SSP1BUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSP1BUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSP1IF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSP1IF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - **Note 1:** If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSP1IF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

Mne	monic				14-Bit	Opcode	9	Status	
Ope	erands	Description	Cycles	MSb		-	LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	NS			•	
ADDWF	f, d	1	00	0111	dfff	ffff	C, DC, Z	2	
ADDWFC	DDWFC f, d Add with Carry W and f			11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED	SKIP OPERATIO	ONS					
DECES7	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE			NS			I	
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
	•	BIT-ORIENTED	SKIP OPERATIO	NS				•	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	OPERA	TIONS		r				r	r
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

TABLE 29-3: PIC12(L)F1822/16(L)F1823 ENHANCED INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

30.2 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Industrial, Extended)

PIC12LF1822/16LF1823			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
PIC12F1822/16F1823			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param	Device Characteristics	Min.	Тур†	Max.	Units	Conditions		
No.						Vdd	Note	
Supply Current (IDD) ^(1, 2)								
D020		—	2.0	3.1	mA	3.0	Fosc = 32 MHz	
		—	2.5	3.5	mA	3.6	HS Oscillator mode (Note 4)	
D020		_	2.0	3.1	mA	3.0	Fosc = 32 MHz	
		—	2.5	3.5	mA	5.0	HS Oscillator mode (Note 4)	
D021		_	210	425	μA	1.8	Fosc = 4 MHz	
		_	470	800	μA	3.0	EXTRC mode (Note 5)	
D021			350	435	μA	1.8	Fosc = 4 MHz	
		_	550	800	μA	3.0	EXTRC mode (Note 5)	
		—	620	850	μA	5.0		

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** 8 MHz internal RC oscillator with 4x PLL enabled.
- 4: 8 MHz crystal oscillator with 4x PLL enabled.
- 5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in k Ω .

TABLE 30-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions			
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	—	80	ns			
		Clock high to data-out valid	1.8-5.5V	—	100	ns			
US121	US121 TCKRF	Clock out rise time and fall time (Master mode)	3.0-5.5V	—	45	ns			
			1.8-5.5V	—	50	ns			
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	—	45	ns			
			1.8-5.5V	_	50	ns			

FIGURE 30-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 30-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions		
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK \downarrow (DT hold time)	10		ns			
US126	TCKL2DTL	Data-hold after CK \downarrow (DT hold time)	15		ns			





FIGURE 31-12: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE, PIC12LF1822 AND PIC16LF1823 ONLY







