

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	55MHz
Connectivity	EBI/EMI, I ² C, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	88
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 1.95V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LFBGA
Supplier Device Package	144-LFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at91sam7se256b-cu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Description

Atmel's SAM7SE Series is a member of its Smart ARM Microcontroller family based on the 32bit ARM7[™] RISC processor and high-speed Flash memory.

- SAM7SE512 features a 512-Kbyte high-speed Flash and a 32 Kbyte SRAM.
- SAM7SE256 features a 256-Kbyte high-speed Flash and a 32 Kbyte SRAM.
- SAM7SE32 features a 32-Kbyte high-speed Flash and an 8 Kbyte SRAM.

It also embeds a large set of peripherals, including a USB 2.0 device, an External Bus Interface (EBI), and a complete set of system functions minimizing the number of external components.

The EBI incorporates controllers for synchronous DRAM (SDRAM) and Static memories and features specific circuitry facilitating the interface for NAND Flash, SmartMedia and CompactFlash.

The device is an ideal migration path for 8/16-bit microcontroller users looking for additional performance, extended memory and higher levels of system integration.

The embedded Flash memory can be programmed in-system via the JTAG-ICE interface or via a parallel interface on a production programmer prior to mounting. Built-in lock bits and a security bit protect the firmware from accidental overwrite and preserve its confidentiality.

The SAM7SE Series system controller includes a reset controller capable of managing the power-on sequence of the microcontroller and the complete system. Correct device operation can be monitored by a built-in brownout detector and a watchdog running off an integrated RC oscillator.

By combining the ARM7TDMI processor with on-chip Flash and SRAM, and a wide range of peripheral functions, including USART, SPI, External Bus Interface, Timer Counter, RTT and Analog-to-Digital Converters on a monolithic chip, the SAM7SE512/256/32 is a powerful device that provides a flexible, cost-effective solution to many embedded control applications.

1.1 Configuration Summary of the SAM7SE512, SAM7SE256 and SAM7SE32

The SAM7SE512, SAM7SE256 and SAM7SE32 differ in memory sizes and organization. Table 1-1 below summarizes the configurations for the three devices.

Device	Flash Size	Flash Organization	RAM Size
SAM7SE512	512K bytes	dual plane	32K bytes
SAM7SE256	256K bytes	single plane	32K bytes
SAM7SE32	32K bytes	single plane	8K bytes

 Table 1-1.
 Configuration Summary





Table 3-1. Signal Description List (Continued)

Function	Туре	Active Level	Comments				
PIO							
Parallel IO Controller A	I/O		Pulled-up input at reset				
Parallel IO Controller B	I/O		Pulled-up input at reset				
Parallel IO Controller C	I/O		Pulled-up input at reset				
USB De	vice Port						
USB Device Port Data -	Analog						
USB Device Port Data +	Analog						
US	ART						
Serial Clock	I/O						
Transmit Data	I/O						
Receive Data	Input						
Request To Send	Output						
Clear To Send	Input						
Data Carrier Detect	Input						
Data Terminal Ready	Output						
Data Set Ready	Input						
Ring Indicator	Input						
Synchronous S	erial Controlle	r					
Transmit Data	Output						
Receive Data	Input						
Transmit Clock	I/O						
Receive Clock	I/O						
Transmit Frame Sync	I/O						
Receive Frame Sync	I/O						
Timer/0	Counter						
External Clock Inputs	Input						
Timer Counter I/O Line A	I/O						
Timer Counter I/O Line B	I/O						
PWM C	ontroller						
PWM Channels	Output						
Serial Periph	eral Interface						
Master In Slave Out	I/O						
Master Out Slave In	I/O						
SPI Serial Clock	I/O						
SPI Peripheral Chip Select 0	I/O	Low					
SPI Peripheral Chip Select 1 to 3	Output	Low					
	Parallel IO Controller A Parallel IO Controller B Parallel IO Controller C USB Device Port Data - USB Device Port Data + USB Device Port Data + Serial Clock Transmit Data Receive Data Request To Send Clear To Send Data Carrier Detect Data Set Ready Ring Indicator Synchronous S Transmit Data Receive Data Receive Clock Transmit Data Receive Clock Transmit Clock Receive Clock Transmit Clock Inputs Timer Counter I/O Line A Timer Counter I/O Line B PWM Channels PWM Channels Serial Periph Master In Slave Out Master In Slave In SPI Serial Clock SPI Peripheral Chip Select 0	PIO Parallel IO Controller A I/O Parallel IO Controller B I/O Parallel IO Controller C I/O Parallel IO Controller C I/O USB Device Port Data - Analog USB Device Port Data + Analog USB Device Port Data + Analog Serial Clock I/O Transmit Data I/O Receive Data Input Request To Send Output Data Carrier Detect Input Data Carrier Detect Input Data Set Ready Input Receive Data Output Transmit Data Output Transmit Data Output Receive Data Input Receive Clock I/O Transmit Clock I/O Receive Clock I/O Receive Clock I/O Receive Prame Sync I/O Receive Frame Sync I/O Timer Counter I/O Line A I/O Timer Counter I/O Line A I/O Timer Counter I/O Line B I/O <td< td=""><td>FunctionTypeLevelParallel IO Controller AI/OI/OParallel IO Controller BI/OI/OParallel IO Controller CI/OI/OParallel IO Controller CI/OI/OUSB Device Port Data -AnalogI/OUSB Device Port Data +AnalogI/OSerial ClockI/OI/OTransmit DataI/OI/OReceive DataInputIRequest To SendOutputIData Carrier DetectInputIData Set ReadyInputIIng IndicatorInputIReceive DataOutputIData Set ReadyInputIReceive DataInputIReceive DataInputIReceive DataInputIData Set ReadyInputIReceive DataInputIReceive DataInputIReceive ClockI/OIReceive ClockI/OIReceive Frame SyncI/OIImer Counter I/O Line AI/OITimer Counter I/O Line AI/OIPWM ChannelsOutputIPWM ChannelsI/OIMaster In Slave OutI/OIMaster In Slave InI/OISerial Peripheral ClockI/OISerial Peripheral ClockI/OISerial Peripheral ClockI/OISerial Peripheral ClockI/OI</td></td<>	FunctionTypeLevelParallel IO Controller AI/OI/OParallel IO Controller BI/OI/OParallel IO Controller CI/OI/OParallel IO Controller CI/OI/OUSB Device Port Data -AnalogI/OUSB Device Port Data +AnalogI/OSerial ClockI/OI/OTransmit DataI/OI/OReceive DataInputIRequest To SendOutputIData Carrier DetectInputIData Set ReadyInputIIng IndicatorInputIReceive DataOutputIData Set ReadyInputIReceive DataInputIReceive DataInputIReceive DataInputIData Set ReadyInputIReceive DataInputIReceive DataInputIReceive ClockI/OIReceive ClockI/OIReceive Frame SyncI/OIImer Counter I/O Line AI/OITimer Counter I/O Line AI/OIPWM ChannelsOutputIPWM ChannelsI/OIMaster In Slave OutI/OIMaster In Slave InI/OISerial Peripheral ClockI/OISerial Peripheral ClockI/OISerial Peripheral ClockI/OISerial Peripheral ClockI/OI				

SAM7SE512/256/32 Summary

Signal Name	Function	Туре	Active Level	Comments
	Two-Wire	Interface	L	
TWD	Two-wire Serial Data	I/O		
TWCK	Two-wire Serial Clock	I/O		
	Analog-to-Dig	ital Converter	L	
AD0-AD3	Analog Inputs	Analog		Digital pulled-up inputs at reset
AD4-AD7	Analog Inputs	Analog		Analog Inputs
ADTRG	ADC Trigger	Input		
ADVREF	ADC Reference	Analog		
	Fast Flash Progra	amming Interfa	се	
PGMEN0-PGMEN2	Programming Enabling	Input		
PGMM0-PGMM3	Programming Mode	Input		
PGMD0-PGMD15	Programming Data	I/O		
PGMRDY	Programming Ready	Output	High	
PGMNVALID	Data Direction	Output	Low	
PGMNOE	Programming Read	Input	Low	
PGMCK	Programming Clock	Input		
PGMNCMD	Programming Command	Input	Low	
	External Bu	us Interface	L	
D[31:0]	Data Bus	I/O		
A[22:0]	Address Bus	Output		
NWAIT	External Wait Signal	Input	Low	
	Static Memo	ry Controller	L	
NCS[7:0]	Chip Select Lines	Output	Low	
NWR[1:0]	Write Signals	Output	Low	
NRD	Read Signal	Output	Low	
NWE	Write Enable	Output	Low	
NUB	NUB: Upper Byte Select	Output	Low	
NLB	NLB: Lower Byte Select	Output	Low	
	EBI for Compac	tFlash Suppor	t	
CFCE[2:1]	CompactFlash Chip Enable	Output	Low	
CFOE	CompactFlash Output Enable	Output	Low	
CFWE	CompactFlash Write Enable	Output	Low	
CFIOR	CompactFlash I/O Read Signal	Output	Low	
CFIOW	CompactFlash I/O Write Signal	Output	Low	
CFRNW	CompactFlash Read Not Write Signal	Output		
CFCS[1:0]	CompactFlash Chip Select Lines	Output	Low	

Table 3-1. Signal Description List (Continued)





Signal Name	Function	Туре	Active Level	Comments
	EBI for NAND F	lash Support		
NANDCS	NAND Flash Chip Select Line	Output	Low	
NANDOE	NAND Flash Output Enable	Output	Low	
NANDWE	NAND Flash Write Enable	Output	Low	
NANDCLE	NAND Flash Command Line Enable	Output	Low	
NANDALE	NAND Flash Address Line Enable	Output	Low	
	SDRAM C	ontroller		
SDCK	SDRAM Clock	Output		Tied low after reset
SDCKE	SDRAM Clock Enable	Output	High	
SDCS	SDRAM Controller Chip Select Line	Output	Low	
BA[1:0]	Bank Select	Output		
SDWE	SDRAM Write Enable	Output	Low	
RAS - CAS	Row and Column Signal	Output	Low	
NBS[3:0]	Byte Mask Signals	Output	Low	
SDA10	SDRAM Address 10 Line	Output		

Table 3-1. Signal Description List (Continued)

Note: 1. Refer to Section 6. "/O Lines Considerations" on page 15.

4. Package


The SAM7SE512/256/32 is available in:

- 20 x 14 mm 128-lead LQFP package with a 0.5 mm lead pitch.
- 10x 10 x 1.4 mm 144-ball LFBGA package with a 0.8 mm lead pitch

4.1 128-lead LQFP Package Outline

Figure 4-1 shows the orientation of the 128-lead LQFP package and a detailed mechanical description is given in the Mechanical Characteristics section of the full datasheet.

Figure 4-1. 128-lead LQFP Package Outline (Top View)







4.2 128-lead LQFP Pinout

Table 4-1.Pinout in 128-lead LQFP Package

1	ADVREF	
2	GND	
3	AD7	
4	AD6	
5	AD5	
6	AD4	
7	VDDOUT	
8	VDDIN	
9	PA20/PGMD8/AD3	
10	PA19/PGMD7/AD2	
11	PA18/PGMD6/AD1	
12	PA17/PGMD5/AD0	
13	PA16/PGMD4	
14	PA15/PGMD3	
15	PA14/PGMD2	
16	PA13/PGMD1	
17	PA12/PGMD0	
18	PA11/PGMM3	
19	PA10/PGMM2	
20	PA9/PGMM1	
21	VDDIO	
22	GND	
23	VDDCORE	
24	PA8/PGMM0	
25	PA7/PGMNVALID	
26	PA6/PGMNOE	
27	PA5/PGMRDY	
28	PA4/PGMNCMD	
29	PA3	
30	PA2/PGMEN2	
31	PA1/PGMEN1	
32	PA0/PGMEN0	

	ППаскауе
33	PB31
34	PB30
35	PB29
36	PB28
37	PB27
38	PB26
39	PB25
40	PB24
41	PB23
42	PB22
43	PB21
44	PB20
45	GND
46	VDDIO
47	VDDCORE
48	PB19
49	PB18
50	PB17
51	PB16
52	PB15
53	PB14
54	PB13
55	PB12
56	PB11
57	PB10
58	PB9
59	PB8
60	PB7
61	PB6
62	PB5
63	PB4
64	PB3

65	TDI
66	TDO
67	PB2
68	PB1
69	PB0
70	GND
71	VDDIO
72	VDDCORE
73	NRST
74	TST
75	ERASE
76	ТСК
77	TMS
78	JTAGSEL
79	PC23
80	PC22
81	PC21
82	PC20
83	PC19
84	PC18
85	PC17
86	PC16
87	PC15
88	PC14
89	PC13
90	PC12
91	PC11
92	PC10
93	PC9
94	GND
95	VDDIO
96	VDDCORE
	-

97	SDCK
98	PC8
99	PC7
100	PC6
101	PC5
102	PC4
103	PC3
104	PC2
105	PC1
106	PC0
107	PA31
108	PA30
109	PA29
110	PA28
111	PA27/PGMD15
112	PA26/PGMD14
113	PA25/PGMD13
114	PA24/PGMD12
115	PA23/PGMD11
116	PA22/PGMD10
117	PA21/PGMD9
118	VDDCORE
119	GND
120	VDDIO
121	DM
122	DP
123	VDDFLASH
124	GND
125	XIN/PGMCK
126	XOUT
127	PLLRC
128	VDDPLL

5. Power Considerations

5.1 Power Supplies

The SAM7SE512/256/32 has six types of power supply pins and integrates a voltage regulator, allowing the device to be supplied with only one voltage. The six power supply pin types are:

- VDDIN pin. It powers the voltage regulator and the ADC; voltage ranges from 3.0V to 3.6V, 3.3V nominal.
- VDDOUT pin. It is the output of the 1.8V voltage regulator.
- VDDIO pin. It powers the I/O lines; two voltage ranges are supported:
 - from 3.0V to 3.6V, 3.3V nominal
 - or from 1.65V to 1.95V, 1.8V nominal.
- VDDFLASH pin. It powers the USB transceivers and a part of the Flash. It is required for the Flash to operate correctly; voltage ranges from 3.0V to 3.6V, 3.3V nominal.
- VDDCORE pins. They power the logic of the device; voltage ranges from 1.65V to 1.95V, 1.8V typical. It can be connected to the VDDOUT pin with decoupling capacitor. VDDCORE is required for the device, including its embedded Flash, to operate correctly.
- VDDPLL pin. It powers the oscillator and the PLL. It can be connected directly to the VDDOUT pin.

In order to decrease current consumption, if the voltage regulator and the ADC are not used, VDDIN, ADVREF, AD4, AD5, AD6 and AD7 should be connected to GND. In this case VDDOUT should be left unconnected.

No separate ground pins are provided for the different power supplies. Only GND pins are provided and should be connected as shortly as possible to the system ground plane.

5.2 Power Consumption

The SAM7SE512/256/32 has a static current of less than 60 μ A on VDDCORE at 25°C, including the RC oscillator, the voltage regulator and the power-on reset when the brownout detector is deactivated. Activating the brownout detector adds 20 μ A static current.

The dynamic power consumption on VDDCORE is less than 80 mA at full speed when running out of the Flash. Under the same conditions, the power consumption on VDDFLASH does not exceed 10 mA.

5.3 Voltage Regulator

The SAM7SE512/256/32 embeds a voltage regulator that is managed by the System Controller.

In Normal Mode, the voltage regulator consumes less than 100 μ A static current and draws 100 mA of output current.

The voltage regulator also has a Low-power Mode. In this mode, it consumes less than 20 μ A static current and draws 1 mA of output current.

Adequate output supply decoupling is mandatory for VDDOUT to reduce ripple and avoid oscillations. The best way to achieve this is to use two capacitors in parallel:

• One external 470 pF (or 1 nF) NPO capacitor should be connected between VDDOUT and GND as close to the chip as possible.





- Individually programmable size between 1K Byte and 1M Byte
- Individually programmable protection against write and/or user access
- Peripheral protection against write and/or user access
- Embedded Flash Controller
 - Embedded Flash interface, up to three programmable wait states
 - Prefetch buffer, buffering and anticipating the 16-bit requests, reducing the required wait states
 - Key-protected program, erase and lock/unlock sequencer
 - Single command for erasing, programming and locking operations
 - Interrupt generation in case of forbidden operation

7.4 External Bus Interface

- Integrates Three External Memory Controllers:
 - Static Memory Controller
 - SDRAM Controller
 - ECC Controller
- Additional Logic for NAND Flash and CompactFlash[®] Support
 - NAND Flash support: 8-bit as well as 16-bit devices are supported
 - CompactFlash support: all modes (Attribute Memory, Common Memory, I/O, True IDE) are supported but the signals _IOIS16 (I/O and True IDE modes) and -ATA SEL (True IDE mode) are not handled.
- Optimized External Bus:
 - 16- or 32-bit Data Bus (32-bit Data Bus for SDRAM only)
 - Up to 23-bit Address Bus, Up to 8-Mbytes Addressable
 - Up to 8 Chip Selects, each reserved to one of the eight Memory Areas
 - Optimized pin multiplexing to reduce latencies on External Memories
- Configurable Chip Select Assignment:
 - Static Memory Controller on NCS0
 - SDRAM Controller or Static Memory Controller on NCS1
 - Static Memory Controller on NCS2, Optional CompactFlash Support
 - Static Memory Controller on NCS3, NCS5 NCS6, Optional NAND Flash Support
 - Static Memory Controller on NCS4, Optional CompactFlash Support
 - Static Memory Controller on NCS7

7.5 Static Memory Controller

- External memory mapping, 512-Mbyte address space
- 8-, or 16-bit Data Bus
- Up to 8 Chip Select Lines
- Multiple Access Modes supported
 - Byte Write or Byte Select Lines
 - Two different Read Protocols for each Memory Bank

¹⁸ SAM7SE512/256/32 Summary

SAM7SE512/256/32 Summary

8. Memories

- 512 Kbytes of Flash Memory (SAM7SE512)
 - dual plane
 - two contiguous banks of 1024 pages of 256 bytes
 - Fast access time, 30 MHz single-cycle access in Worst Case conditions
 - Page programming time: 6 ms, including page auto-erase
 - Page programming without auto-erase: 3 ms
 - Full chip erase time: 15 ms
 - 10,000 write cycles, 10-year data retention capability
 - 32 lock bits, each protecting 32 lock regions of 64 pages
 - Protection Mode to secure contents of the Flash
- 256 Kbytes of Flash Memory (SAM7SE256)
 - single plane
 - one bank of 1024 pages of 256 bytes
 - Fast access time, 30 MHz single-cycle access in Worst Case conditions
 - Page programming time: 6 ms, including page auto-erase
 - Page programming without auto-erase: 3 ms
 - Full chip erase time: 15 ms
 - 10,000 cycles, 10-year data retention capability
 - 16 lock bits, each protecting 16 lock regions of 64 pages
 - Protection Mode to secure contents of the Flash
- 32 Kbytes of Flash Memory (SAM7SE32)
 - single plane
 - one bank of 256 pages of 128 bytes
 - Fast access time, 30 MHz single-cycle access in Worst Case conditions
 - Page programming time: 6 ms, including page auto-erase
 - Page programming without auto-erase: 3 ms
 - Full chip erase time: 15 ms
 - 10,000 cycles, 10-year data retention capability
 - 8 lock bits, each protecting 8 lock regions of 32 pages
 - Protection Mode to secure contents of the Flash
- 32 Kbytes of Fast SRAM (SAM7SE512/256)
 - Single-cycle access at full speed
- 8 Kbytes of Fast SRAM (SAM7SE32)
 - Single-cycle access at full speed





	0x0000 0000 0x000F FFFF 0x0010 0000	ROM Before Remap SRAM After Remap		1 M Bytes
	0x001F FFFF 0x0020 0000	Internal FLASH		1 M Bytes
256M Bytes	0x002F FFFF	Internal SRAM		1 M Bytes
	0x0030 0000 0x003F FFFF	Internal ROM		1 M Bytes
	0x0040 0000	Undefined Areas (Abort)		252 M Bytes
	0x0FFF FFFF			

Figure 8-2. Internal Memory Mapping with GPNVM Bit 2 = 0 (default)

Figure 8-3. Internal Memory Mapping with GPNVM Bit 2 = 1

	0x0000 0000 0x000F FFFF 0x0010 0000	Flash Before Remap SRAM After Remap		1 M Bytes
	0x001F FFFF 0x0020 0000	Internal FLASH		1 M Bytes
256M Bytes	0x002F FFFF 0x0030 0000	Internal SRAM		1 M Bytes
	0x0036 FFFF	Internal ROM		1 M Bytes
	0x0040 0000	Undefined Areas (Abort)		252 M Bytes
	0x0FFF FFFF			¢

8.1.2 Embedded Flash

8.1.2.1 Flash Overview

The Flash of the SAM7SE512 is organized in two banks (dual plane) of 1024 pages of 256 bytes. It reads as 131,072 32-bit words.

The Flash of the SAM7SE256 is organized in 1024 pages (single plane) of 256 bytes. It reads as 65,536 32-bit words.

The Flash of the SAM7SE32 is organized in 256 pages (single plane) of 128 bytes. It reads as 8192 32-bit words.

The Flash of the SAM7SE32 contains a 128-byte write buffer, accessible through a 32-bit interface.

The Flash of the SAM7SE512/256 contains a 256-byte write buffer, accessible through a 32-bit interface.

The Flash benefits from the integration of a power reset cell and from the brownout detector. This prevents code corruption during power supply changes, even in the worst conditions.

8.1.2.2 Embedded Flash Controller

The Embedded Flash Controller (EFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped within the Memory Controller on the APB. The User Interface allows:

- programming of the access parameters of the Flash (number of wait states, timings, etc.)
- starting commands such as full erase, page erase, page program, NVM bit set, NVM bit clear, etc.
- · getting the end status of the last command
- · getting error status
- programming interrupts on the end of the last commands or on errors

The Embedded Flash Controller also provides a dual 32-bit Prefetch Buffer that optimizes 16-bit access to the Flash. This is particularly efficient when the processor is running in Thumb mode.

- Two EFCs (EFC0 and EFC1) are embedded in the SAM7SE512 to control each plane of 256 KBytes. Dual plane organization allows concurrent Read and Program.
- One EFC (EFC0) is embedded in the SAM7SE256 to control the single plane 256 KBytes.
- One EFC (EFC0) is embedded in the SAM7SE32 to control the single plane 32 KBytes.

8.1.2.3 Lock Regions

The SAM7SE512 Embedded Flash Controller manages 32 lock bits to protect 32 regions of the flash against inadvertent flash erasing or programming commands. The SAM7SE512 contains 32 lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16 Kbytes.

The SAM7SE256 Embedded Flash Controller manages 16 lock bits to protect 16 regions of the flash against inadvertent flash erasing or programming commands. The SAM7SE256 contains 16 lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16 Kbytes.

The SAM7SE32 Embedded Flash Controller manages 8 lock bits to protect 8 regions of the flash against inadvertent flash erasing or programming commands. The SAM7SE32 contains 8 lock regions and each lock region contains 32 pages of 128 bytes. Each lock region has a size of 4 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the EFC triggers an interrupt.

The 32 (SAM7SE512), 16 (SAM7SE256) or 8 (SAM7SE32) NVM bits are software programmable through the EFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

8.1.2.4 Security Bit Feature

The SAM7SE512/256/32 features a security bit, based on a specific NVM-bit. When the security is enabled, any access to the Flash, either through the ICE interface or through the Fast Flash Programming Interface, is forbidden.



8.1.4 SAM-BA[®] Boot

The SAM-BA Boot is a default Boot Program which provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the DBGU or the USB Device Port.

- Communication via the DBGU supports a wide range of crystals from 3 to 20 MHz via software auto-detection.
- Communication via the USB Device Port is limited to an 18.432 MHz crystal.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

The SAM-BA Boot is in ROM and is mapped in Flash at address 0x0 when GPNVM bit 2 is set to 0.

8.2 External Memories

The external memories are accessed through the External Bus Interface.

Refer to the memory map in Figure 8-1 on page 22.





9. System Controller

The System Controller manages all vital blocks of the microcontroller: interrupts, clocks, power, time, debug and reset.

The System Controller peripherals are all mapped to the highest 4 Kbytes of address space, between addresses 0xFFFF F000 and 0xFFFF FFFF.

Figure 9-1 on page 29 shows the System Controller Block Diagram.

Figure 8-1 on page 22 shows the mapping of the User Interface of the System Controller peripherals. Note that the Memory Controller configuration user interface is also mapped within this address space.




Figure 9-1. System Controller Block Diagram



10. Peripherals

10.1 User Interface

The User Peripherals are mapped in the 256 MBytes of the address space between 0xF000 0000 and 0xFFFF EFFF. Each peripheral is allocated 16 Kbytes of address space.

A complete memory map is presented in Figure 8-1 on page 22.

10.2 Peripheral Identifiers

The SAM7SE512/256/32 embeds a wide range of peripherals. Table 10-1 defines the Peripheral Identifiers of the SAM7SE512/256/32. Unique peripheral identifiers are defined for both the Advanced Interrupt Controller and the Power Management Controller.

Peripheral ID	Peripheral Mnemonic	Peripheral Name	External Interrupt
0	AIC	Advanced Interrupt Controller	FIQ
1	SYSC ⁽¹⁾		
2	PIOA	Parallel I/O Controller A	
3	PIOB	Parallel I/O Controller B	
4	PIOC	Parallel I/O Controller C	
5	SPI	Serial Peripheral Interface 0	
6	US0	USART 0	
7	US1	USART 1	
8	SSC	Synchronous Serial Controller	
9	тwi	Two-wire Interface	
10	PWMC	PWM Controller	
11	UDP	USB Device Port	
12	TC0	Timer/Counter 0	
13	TC1	Timer/Counter 1	
14	TC2	Timer/Counter 2	
15	ADC ⁽¹⁾	Analog-to Digital Converter	
16-28	reserved		
29	AIC	Advanced Interrupt Controller	IRQ0
30	AIC	Advanced Interrupt Controller	IRQ1

Table 10-1. Peripheral Identifiers

Note: 1. Setting SYSC and ADC bits in the clock set/clear registers of the PMC has no effect. The System Controller is continuously clocked. The ADC clock is automatically started for the first conversion. In Sleep Mode the ADC clock is automatically stopped after each conversion.



10.4 PIO Controller A Multiplexing

PIO Controller A				Application U	sage
I/O Line	Peripheral A	Peripheral B	Comments	Function	Comments
PA0	PWM0	A0/NBS0	High-Drive		
PA1	PWM1	A1/NBS2	High-Drive		
PA2	PWM2	A2	High-Drive		
PA3	TWD	A3	High-Drive		
PA4	ТѠСК	A4			
PA5	RXD0	A5			
PA6	TXD0	A6			
PA7	RTS0	A7			
PA8	CTS0	A8			
PA9	DRXD	A9			
PA10	DTXD	A10			
PA11	NPCS0	A11			
PA12	MISO	A12			
PA13	MOSI	A13			
PA14	SPCK	A14			
PA15	TF	A15			
PA16	ТК	A16/BA0			
PA17	TD	A17/BA1	AD0		
PA18	RD	NBS3/CFIOW	AD1		
PA19	RK	NCS4/CFCS0	AD2		
PA20	RF	NCS2/CFCS1	AD3		
PA21	RXD1	NCS6/CFCE2			
PA22	TXD1	NCS5/CFCE1			
PA23	SCK1	NWR1/NBS1/CFIOR			
PA24	RTS1	SDA10			
PA25	CTS1	SDCKE			
PA26	DCD1	NCS1/SDCS			
PA27	DTR1	SDWE			
PA28	DSR1	CAS			
PA29	RI1	RAS			
PA30	IRQ1	D30			
PA31	NPCS1	D31			

Table 10-2. Multiplexing on PIO Controller A



10.6 PIO Controller C Multiplexing

Multiplexing on PIO Controller C

	PIO C	Controller C	ntroller C		lsage
I/O Line	Peripheral A	Peripheral B	Comments	Function	Comments
PC0	D0				
PC1	D1				
PC2	D2				
PC3	D3				
PC4	D4				
PC5	D5				
PC6	D6				
PC7	D7				
PC8	D8	RTS1			
PC9	D9	DTR1			
PC10	D10	PCK0			
PC11	D11	PCK1			
PC12	D12	PCK2			
PC13	D13				
PC14	D14	NPCS1			
PC15	D15	NCS3/NANDCS			
PC16	A18	NWAIT			
PC17	A19	NANDOE			
PC18	A20	NANDWE			
PC19	A21/NANDALE				
PC20	A22/REG/NANDCLE	NCS7			
PC21		NWR0/NWE/CFWE			
PC22		NRD/CFOE			
PC23	CFRNW	NCS0			

10.7 Serial Peripheral Interface

- · Supports communication with external serial devices
 - Four chip selects with external decoder allow communication with up to 15 peripherals
 - Serial memories, such as DataFlash® and 3-wire EEPROMs
 - Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors
 - External co-processors
- Master or slave serial peripheral bus interface





10.13 USB Device Port

- USB V2.0 full-speed compliant,12 Mbits per second.
- Embedded USB V2.0 full-speed transceiver
- Embedded 2688-byte dual-port RAM for endpoints
- Eight endpoints
 - Endpoint 0: 64bytes
 - Endpoint 1 and 2: 64 bytes ping-pong
 - Endpoint 3: 64 bytes
 - Endpoint 4 and 5: 512 bytes ping-pong
 - Endpoint 6 and 7: 64 bytes ping-pong
 - Ping-pong Mode (two memory banks) for Isochronous and bulk endpoints
- Suspend/resume logic
- Integrated Pull-up on DDP

10.14 Analog-to-Digital Converter

- 8-channel ADC
- 10-bit 384 Ksamples/sec. or 8-bit 583 Ksamples/sec. Successive Approximation Register ADC
- ±2 LSB Integral Non Linearity, ±1 LSB Differential Non Linearity
- Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
- External voltage reference for better accuracy on low voltage inputs
- Individual enable and disable of each channel
- Multiple trigger sources
 - Hardware or software trigger
 - External trigger pin
 - Timer Counter 0 to 2 outputs TIOA0 to TIOA2 trigger
- Sleep Mode and conversion sequencer
 - Automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels
- Each analog input shared with digital signals



Revision History

Doc. Rev	Comments	Change Request Ref.	
	First issue		
6222AS	Revised Memories with condensed mapping. Added Package Outlines and 144-ball LFBGA pin and ordering information.		
6222BS	Section 12. "Ordering Information" on page 45 ordering information code reference changed	#3699	
6222CS	Section 6.1 "JTAG Port Pins", Section 6.3 "Reset Pin", Section 6.5 "SDCK Pin", removed statement: "not 5V tolerant" Section 7.6 "SDRAM Controller", Mobile SDRAM controller added to SDRAMC features INL and DNL updated in Section 10.14 "Analog-to-Digital Converter" "Features" on page 2, Fully Static Operation; added, up to 55 MHz at 1.8V and 85°C worst case conditions Section 7.1 "ARM7TDMI Processor", Runs at up to 55 MHz, providing 0.9 MIPS/MHz (core supplied with 1.8V) Section 7.8 "Peripheral DMA Controller" PDC priority list added Section 7.5 "Static Memory Controller", Multiple device adaptability includes: compliant w/PSRAM in synchronous operations.		
6222DS	Figure 8-1 "SAM7SE Memory Mapping" Compact Flash not shown w/EBI Chip Select 5. Compact Flash is shown with EBI Chip Select 2. Section 8.1.2.1 "Flash Overview", updated AT91SAM7SE32"reads as 8192 32-bit words." Section 6. "/O Lines Considerations", "JTAG Port Pins", "Test Pin", "Reset Pin", "ERASE Pin" descriptions updated		
6222ES	Section 10.11 "Timer Counter",the TC has two output compare and one input capture per channel.	4209	
6222FS	Features: "Mode for General Purpose Two-wire UART Serial Communication" added to "Debug Unit (DBGU)". Signal Description: Table 3-1, "Signal Description List", AD0-AD3 and AD4-AD7 comments reversed. System Controller:		
	Figure 9-1 "System Controller Block Diagram", 'periph_nreset' changed into 'power_on_reset' for RTT.	5222	
6222GS	MRL B Ordering Codes added to Table 12-1, "Ordering Information" 'Product Description' changed to 'AT91SAM ARM-based Flash MCU' on the first page. 'AT91SAM' product prefix changed to 'SAM', except for Chip ID and ordering codes.	7749 rfo	



Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 International

Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com www.atmel.com/AT91SAM **Technical Support** AT91SAM Support Atmel techincal support Sales Contacts www.atmel.com/contacts/

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.



© 2011 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, SAMBA[®], DataFlash[®]and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM[®], ARMPowered[®]logo, Cortex[®], Thumb[®]-2 and others are registered trademarks or trademarks of ARM Ltd. Windows[®] and others are registered trademarks or trademarks of Microsoft Corporation in the US and/or other countries. Other terms and product names may be trademarks of others.