



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	160MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	154
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	36K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2d55j0agv2000a



GDC Unit

- ■Controller for external graphics display
- Accelerator for 2D block image transfer (blit) operations
- ■Embedded SRAM video memory
- High-Speed Quad SPI (Serial Peripheral Interface for external memory extensions)
- ■SDRAM interface for external memory extensions
- ■HBI (Hyper Bus Interface) interface for external memory extensions
- ■Maximum core system clock frequency: 160 MHz

Clock and Reset

■Clocks

Five clock sources (two external oscillators, two internal CR oscillator, and Main PLL) that are dynamically selectable.

□ Main clock:

□ Sub Clock:

□ High-speed internal CR Clock:

□ Low-speed internal CR Clock:

100 kHz

☐ Main PLL Clock

- ■Resets
 - ☐ Reset requests from INITX pin
 - □ Power on reset
 - □ Software reset
 - □ Watchdog timers reset
 - □ Low voltage detector reset
 - □ Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

■LVD1: error reporting via interrupt

■LVD2: auto-reset operation

Low-Power Consumption Mode

Six low-power consumption modes are supported.

- ■Sleep
- ■Timer
- **■**RTC
- ■Stop
- Deep standby RTC (selectable from with/without RAM retention)
- Deep standby Stop (selectable from with/without RAM retention)

Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

VBAT

The consumption power during the RTC operation can be reduced by supplying the power supply independent from the RTC (calendar circuit)/32 kHz oscillation circuit. The following circuits can also be used.

- ■RTC
- ■32 kHz oscillation circuit
- ■Power-on circuit
- ■Back up register: 32 bytes
- ■Port circuit

Debug

- Serial Wire Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

Unique ID

Unique value of the device (41-bit) is set.

Power Supply

- ■Two Power Supplies
- □ Power supply:

VCC= 2.7 V to 3.6 V (when USB or GDC unit is not used)

= 3.0 V to 3.6 V (when USB or GDC unit is used)

□ Power supply for VBAT:

VBAT = 1.65 V to 3.6 V



Table of Contents

Features	
1. Product Lineup	7
2. Packages	8
3. Pin Assignment	9
4. Pin Descriptions	13
5. I/O Circuit Type	
6. Handling Precautions	54
6.1 Precautions for Product Design	
6.2 Precautions for Package Mounting	55
6.3 Precautions for Use Environment	57
7. Handling Devices	58
8. Block Diagram	
9. Memory Size	
10. Memory Map	62
11. Pin Status in Each CPU State	64
12. Electrical Characteristics	72
12.1 Absolute Maximum Ratings	72
12.2 Recommended Operating Conditions	73
12.3 DC Characteristics	77
12.3.1 Current Rating	77
12.3.2 Pin Characteristics	87
12.4 AC Characteristics	88
12.4.1 Main Clock Input Characteristics	88
12.4.2 Sub Clock Input Characteristics	89
12.4.3 Built-in CR Oscillation Characteristics	89
12.4.4 Operating Conditions of Main PLL (In the Case of Using Main Clock for Input Clock of PLL)	90
12.4.5 Operating Conditions of USB/I2S/GDC PLL (In the Case of Using Main Clock for Input Clock of PLL)	90
12.4.6 Operating Conditions of Main PLL (In the Case of Using Built-in High-Speed CR Clock for Input Clock	
of Main PLL)	91
12.4.7 Reset Input Characteristics	
12.4.8 Power-on Reset Timing	
12.4.9 GPIO Output Characteristics	92
12.4.10 External Bus Timing	93
12.4.11 Base Timer Input Timing	
12.4.12 CSIO Timing	105
12.4.13 External Input Timing	138
12.4.14 Quadrature Position/Revolution Counter Timing	139
12.4.15 I ² C Timing	
12.4.16 ETM Timing	
12.4.17 JTAG Timing	145
12.4.18 I ² S Timing	
12.4.19 GDC:Panel Output Timing	
12.4.20 GDC: SDRAM-IF Timing	
12.4.21 GDC: High-Speed Quad SPI Timing	
12.4.22 GDC: HyperBus I/F Timing	
12.5 12-bit A/D Converter	
12.6 USB Characteristics	162



		Pin No.			I/O	Pin
LQFP176	LQFP120 Ex-LQFP120	LQFP120 (S6E2D55GJA)	FBGA161	Pin name	circuit type	state type
				P33		
19	9	9	E3	SIN6_0	D	K
				INT00_1		
				P34		
00	40	40	5 0	SOT6_0		
20	10	10	E2	(SDA6_0)	D	I
				FRCK0_0		
				P35		
21	11	11	E1	SCK6_0	D	
21	11	11	EI	(SCL6_0)	D	I
				IC03_0		
				P36		
22	12	12	F4	SCS60_0	D	K
22	12	12	Г4	INT01_1	U	N.
				IC02_0		
23	13	13	G1	VCC	-	ı
24	14	14	H1	VSS	_	-
				P37		
				RX2_1		
25	15	_	F3	GE_HBRESETX	D	K
				INT02_1		
				IC01_0		
				P37		
_	_	15	_	RX2_1	D	К
	_	15	_	INT02_1	D	ĸ
				IC01_0		
				P38		
				TX2_1		
26	16	_	F2	GE_HBINTX	D	K
				INT03_1		
				IC00_0		
				P38		
_	_	16	_	TX2_1		V
_	_	16	_	INT03_1	D	K
				IC00_0		



					No.	
Module	Pin Name	Function	LQFP176	LQFP120 Ex-LQFP120	LQFP120 (S6E2D55GJ A)	FBGA161
	SIN7_0	Multi-function serial interface ch.7 input pin	8	4	4	D3
Multi-	SOT7_0 (SDA7_0)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I ² C (operation mode 4).	9	5	5	D2
function serial 7	SCK7_0 (SCL7_0)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a CSIO (operation mode 2) and as SCL7 when it is used in an I ² C (operation mode 4).	10	6	6	D1
	SCS70_0	Multi-function serial interface ch.7 chip select 0 input/output pin	7	3	3	C2
	DTTI0X_0	Input signal controlling wave form generator	27	17	17	F1
	DTTI0X_1	outputs RTO00 to RTO05 of Multi-function timer 0.	104	70	70	H12
	FRCK0_0	16-bit free-run timer ch.0 external clock input pin	20	10	10	E2
	FRCK0_1	To bit free fair timer onto external clock input pin	103	69	69	H11
	IC00_0		26	16	16	F2
	IC00_1		105	71	71	H13
	IC01_0	16-bit input capture input pin of Multi-function timer	25	15	15	F3
	IC01_1	0.	106	72	72	G10
	IC02_0	ICxx describes channel number.	22	12	12	F4
	IC02_1 IC03_0		107 21	73 11	73 11	G11 E1
	IC03_0		108	74	74	G12
	RTO00_0	May a farma management and mark min of Multi-function	100			
Multi-function Timer 0	(PPG00_0)	Wave form generator output pin of Multi-function timer 0.	6	2	2	C3
Tillier o	RTO00_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	109	75	75	G13
	RTO01_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0.	7	3	3	C2
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	110	76	76	F10
	RTO02_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0.	8	4	4	D3
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	111	77	77	F11
	RTO03_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0.	9	5	5	D2
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	116	78	78	F12



				Pin	No.	
Module	Pin Name	Function	LQFP176	LQFP120 Ex-LQFP120	LQFP120 (S6E2D55GJ A)	FBGA161
	GE_SDA0		144	-	-	-
	GE_SDA1		138	-	-	-
	GE_SDA2		137	-	-	-
	GE_SDA3		136	-	-	-
	GE_SDA4		135	-	-	-
	GE_SDA5	ODDAM IE - adda - a - adda ad ada	134	-	-	-
	GE_SDA6	SDRAM-IF address output pin	129	-	-	-
	GE_SDA7		128	-	-	-
	GE_SDA8		127	-	-	-
	GE_SDA9		126	-	-	-
	GE_SDA10		115	-	-	-
	GE_SDA11		114	-	-	-
	GE_SDBA0		113	-	-	-
	GE_SDBA1	SDRAM-IF bank address output pin	112	-	-	-
	GE_SDCASX	SDRAM-IF column active output pin	168	-	-	-
	GE_SDRASX	SDRAM-IF row active output pin	167	-	-	-
	GE_SDWEX	SDRAM-IF write enable output pin	166	-	-	-
	GE_SDCKE	SDRAM-IF clock enable output pin	2	-	-	-
	GE_SDCLK	SDRAM-IF clock output pin	3	-	-	-
	GE_SDCSX	SDRAM-IF chip select output pin	169	-	-	-
	GE_SDDQ0	' '	99	-	-	-
GDC	GE_SDDQ1		98	-	-	-
SDRAM-IF	GE_SDDQ2		97	-	-	-
(176 pin only)	GE_SDDQ3		96	-	-	-
	GE_SDDQ4		95	-	-	-
	GE_SDDQ5		94	_	-	-
	GE_SDDQ6		77	-	-	-
	GE_SDDQ7		76	_	_	_
	GE_SDDQ8		75	_	_	_
	GE_SDDQ9		74	_	_	_
	GE_SDDQ10		73	-	-	-
	GE_SDDQ11		72	_	-	_
	GE_SDDQ12	SDRAM-IF data input / output pin	59	_	_	_
	GE_SDDQ13		58	_	-	-
	GE_SDDQ14		57	_	-	_
	GE_SDDQ15		56	_	-	-
	GE_SDDQ16		50	-	-	-
	GE_SDDQ17		49	_	-	-
	GE_SDDQ18		48	_	-	-
	GE_SDDQ19		47	_	-	-
			32	_	-	-
	GE SDDOOO					
	GE_SDDQ20 GE_SDDQ21					
	GE_SDDQ20 GE_SDDQ21 GE_SDDQ22		31 30		-	-



Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.



Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



12.2 Recommended Operating Conditions

_	B			Va	lue		
Parameter		Symbol	Conditions	Min	Max	Unit	Remarks
Dower ounnly	voltogo	\/		3.0	3.6	V	*1
Power supply	voltage	Vcc	_	2.7 *5	3.6	V	*2
Power supply voltage (VBAT)		V_{BAT}	-	1.65	3.6	V	
Analog power	supply voltage	AV _{CC}	-	2.7	3.6	V	AVcc = Vcc
Analog referen	an voltage	AVRH	-	*4	AVcc	V	
Analog referer	ice voltage	AVRL	-	AVss	AVss	V	
Smoothing capacitor		Cs	-	1	10	μF	for built-in regulator *6
Operating	Junction temperature	ΤJ	-	-40	+ 125	°C	
temperature	Ambient temperature	TA	-	-40	*3	°C	

^{*1:} When using the GDC part .

When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

- *2: When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80).
- *3: The maximum temperature of the ambient temperature (T_A) can guarantee a range that does not exceed the junction temperature (T_J).

The calculation formula of the ambient temperature (T_A) is shown below.

$$T_A(Max) = T_J(Max) - Pd(Max) \times \theta_{JA}$$

Pd: Power dissipation (W)

 θ_{JA} : Package thermal resistance (°C/W)

Pd (Max) =
$$V_{CC} \times I_{CC}$$
 (Max) + Σ ($I_{OL} \times V_{OL}$) + Σ (($V_{CC} - V_{OH}$) × (- I_{OH}))

I_{OL}: L level output current I_{OH}: H level output current V_{OL}: L level output voltage V_{OH}: H level output voltage

- *4: The minimum value of Analog reference voltage depends on the value of compare clock cycle (t_{CCK}). See 14.5 12-bit A/D Converter for the details.
- *5: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.
- *6: See "C pin" in "7. Handling Devices" for the connection of the smoothing capacitor.




SDRAM Mode

 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$

Parameter	Symbol	nbol Pin Name		Uı	nit	Unit	Remarks
rarameter	Syllibol	Fill Name	Value	Min	Max	Ollic	Remarks
Output frequency	tcycsd	MSDCLK	-	-	50	MHz	
Address delay time	taosd	MSDCLK, MAD[15:0]	-	2	12	ns	
MSDCLK ↑ → Data output delay time	tDOSD	MSDCLK, MADATA[15:0]	-	2	12	ns	
MSDCLK ↑ → Data output Hi-Z time	tDOZSD	MSDCLK, MADATA[15:0]	ı	2	19.5	ns	
MDQM[1:0] delay time	twrosd	MSDCLK, MDQM[1:0]	-	1	12	ns	
MCSX delay time	t _{MCSSD}	MSDCLK, MCSX8	-	2	12	ns	
MRASX delay time	trassd	MSDCLK, MRASX	-	2	12	ns	
MCASX delay time	t _{CASSD}	MSDCLK, MCASX	-	2	12	ns	
MSDWEX delay time	tmwesd	MSDCLK, MSDWEX	-	2	12	ns	
MSDCKE delay time	tckesd	MSDCLK, MSDCKE	-	2	12	ns	
Data setup time	tosso	MSDCLK, MADATA[15:0]	-	19	-	ns	
Data hold time	t _{DHSD}	MSDCLK, MADATA[15:0]	-	0	-	ns	

⁻ When the external load capacitance $C_L = 30 pF$








Synchronous Serial (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$

Danamatan	0	Pin	O a malitia ma	Val	ue	1111
Parameter	Symbol	Name	Conditions Min		Max	Unit
Baud rate	-	-	-	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	ns
SCK↑→SOT delay time	tshovi	SCKx, SOTx	Internal shift clock	- 30	+ 30	ns
SIN→SCK↓ setup time	tıvslı	SCKx, SINx	operation	50	-	ns
SCK↓→SIN hold time	tslixi	SCKx, SINx		0	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx		-	50	ns
SIN→SCK↓ setup time	tivsle	SCKx, SINx	External shift clock operation	10	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx		20	-	ns
SCK falling time	tϝ	SCKx		-	5	ns
SCK rising time	t _R	SCKx		-	5	ns

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
 About the APB bus number which multi-function serial is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.









When Using Synchronous Serial Chip Select (SCINV = 1, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$

Parameter	Cumbal	Conditions	Valu	ue	Unit
Parameter	Symbol	Conditions	Min	Max	Unit
SCS↑→SCK↑ setup time	tcssı		(*1)-50	(*1)+0	ns
SCK↓→SCS↓ hold time	tcsнı	Internal shift clock operation	(*2)+0	(*2)+50	ns
SCS deselect time	tcsdi	οροιαποιί	(*3)-50+5t _{CYCP}	(*3)+50+5tcycp	ns
SCS↑→SCK↑ setup time	t _{CSSE}		3t _{CYCP} +30	-	ns
SCK↓→SCS↓ hold time	tcshe		0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	tose	οροιαποιί	-	40	ns
SCS↓→SOT delay time	t _{DEE}		0	-	ns


(*1): CSSU bit valuexserial chip select timing operating clock cycle [ns]


(*2): CSHD bit valuexserial chip select timing operating clock cycle [ns]

(*3): CSDS bit valuexserial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which multi-function serial is connected to, see 8. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (002-04856).
- When the external load capacitance $C_L = 30 \text{ pF}$.










High-Speed Synchronous Serial (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$

Barrara tan	0	Din Name	0	Valu	е	1.1
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit
Serial clock cycle time	tscyc	SCKx		4tcycp	-	ns
SCK↑→SOT delay time	tshovi	SCKx, SOTx	lotana al abittada al-	- 10	+ 10	ns
CIN CCK Leature time	4	SCKx,	Internal shift clock operation	14		20
SIN→SCK↓ setup time	tıvslı	SINx	орстаноп	12.5*	-	ns
SCK↓→SIN hold time	tslixi	SCKx, SINx		5	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 5	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx		-	15	ns
SIN→SCK↓ setup time	tivsle	SCKx, SINx	External shift clock operation	5	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx		5	-	ns
SCK falling time	t _F	SCKx		-	5	ns
SCK rising time	t _R	SCKx		-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which multi-function serial is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins. SIN6_0, SOT6_0, SCK6_0, SCS60_0
- When the external load capacitance $C_L = 30$ pF. (For *, when $C_L = 10$ pF)










External Clock (EXT = 1): when in Asynchronous Mode Only

 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$

Parameter	Symbol	Condition	Val	lue	Unit	Remarks
i arameter	Cyllibol	Condition	Min	Max	01111	Remarks
Serial clock L pulse width	tslsh		tcycp + 10	-	ns	
Serial clock H pulse width	t _{SHSL}	C 20 = E	t _{CYCP} + 10	-	ns	
SCK falling time	t _F	$C_L = 30 \text{ pF}$	-	5	ns	
SCK rising time	t _R		-	5	ns	





12.5 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = AV_{SS} = AV_{RL} = 0V)$

Symbol	Pin		Value		Unit	Remarks	
Syllibol	Name	Min	Тур	Max	Onne	Remarks	
-	-	-	-	12	bit		
-	-	-	-	± 4.5	LSB		
-	-	-	-	± 2.5	LSB	AVRH=2.7 V to	
V_{ZT}	ANxx	-	± 2	± 7	LSB	3.6 V	
V _{FST}	ANxx	-	AVRH ±	AVRH ± 7	LSB	Offset calibration when used	
-	-	-	± 3	± 8	LSB		
-	-	1.0 ^{*1}	-	-	μs		
ts	-	0.3		10	μs		
tсск	-	50	-	1000	ns		
t _{STT}	-	-	-	1.0	μs		
-	AVcc	-	0.30	0.45	mA	A/D 1unit operation	
		-	0.1	9.5	μΑ	When A/D stop	
-	AVRH	-	0.66	1.18	mA	A/D 1unit operation AVRH=3.3 V	
		-	0.2	3.2	μΑ	When A/D stop	
CAIN	-	-	-	12.05	pF		
RAIN	-	-	-	1.8	kΩ		
-	-	-	-	4	LSB		
-	ANxx	-	-	5	μΑ		
-	ANxx	AVss	-	AVRH	V		
	V/DH				-	tagy > 50 pg	
-			-			t _{CCK} ≥ 50 ns	
	VFST - ts tcck tstt - CAIN RAIN	Name Name	Name Min	Name Min Typ	Name	Name Min Typ Max	

^{*1:} The conversion time is the value of sampling time (t_S) + compare time (t_C).

Ensure that it satisfies the value of sampling time (ts) and compare clock cycle (tcck).

For setting of sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM4 Family Peripheral Manual Analog Macro Part (002-04860). The register setting of the A/D converter is reflected by the APB bus clock timing.

For more information about the APB bus signal to which the A/D converter is connected, see 10. Block Diagram in this data sheet.


The sampling clock and compare clock are set at base clock (HCLK).

^{*2:} A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1).

^{*3:} The compare time (tc) is the value of (Equation 2).



Example of Standby Recovery Operation (when in Internal Resource Reset Recovery*)




^{*:} Depending on the Low-Power consumption mode, the reset issue from the internal resource is not included in the recovery cause.

- The return factor is different in each low power consumption mode.
 See Chapter 6: The return factor from each low power consumption modes in "FM4 Family Peripheral Manual Main Part (002-04856).
- The recovery process is unique for each operating mode. See Chapter 6: Low Power Consumption mode in FM4
 Family Peripheral Manual Main Part (002-04856)
- When the power-on reset/low-voltage detection reset, they are not included in the return factor. See 12.4.8 Power-on Reset Timing.
- In recovering from reset, CPU changes to High-speed Run mode. In the case of using the main clock and PLL clock, they need further main clock oscillation stabilization wait time and oscillation stabilization wait time of Main PLL clock.
- Internal resource reset indicates Watchdog reset and CSV reset.



14. Package Dimensions

Package Type	Package Code	
LQFP 120	LQM 120	



SYMBOL	DIMENSIONS		
STIVIBUL	MIN.	NOM.	MAX.
Α	_	-	1.70
A1	0.05		0.15
b	0.17	0.22	0.27
С	0.115		0.195
D	18.00 BSC		
D1	16.00 BSC		
е	0.50 BSC		
E	18.00 BSC		
E1	16.00 BSC		
L	0.45	0.60	0.75
θ	0°	_	8°

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED
 AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION. (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 9. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 11. JEDEC SPECIFICATION NO. REF: N/A.

002-16172 **

PACKAGE OUTLINE, 120 LEAD LQFP 18.0X18.0X1.7 MM LQM120 REV**