E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	56800E
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (8K × 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 16
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 15x12b SAR
Oscillator Type	External, Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc56f8006vwl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- 1/16 bit-time noise detection
- One serial peripheral interface (SPI)
 - Full-duplex operation
 - Master and slave modes
 - Programmable length transactions (2 to 16 bits)
 - Programmable transmit and receive shift order (MSB as first or last bit transmitted)
 - Maximum slave module frequency = module clock frequency/2
- One inter-integrated Circuit (I²C) port
 - Operates up to 400 kbps
 - Supports master and slave operation
 - Supports 10-bit address mode and broadcasting mode
 - Supports SMBus, Version 2
- One 16-bit programmable interval timer (PIT)
 - 16 bit counter with programmable counter modulo
 - Interrupt capability
- One 16-bit programmable delay block (PDB)
 - 16 bit counter with programmable counter modulo and delay time
 - Counter is initiated by positive transition of internal or external trigger pulse
 - Supports two independently controlled delay pulses used to synchronize PGA and ADC conversions with input trigger event
 - Two PDB outputs can be ORed together to schedule two conversions from one input trigger event
 - PDB outputs can be used to schedule precise edge placement for a pulsed output that generates the control signal for the CMP windowing comparison
 - Supports continuous or single shot mode
 - Bypass mode supported
- Computer operating properly (COP)/watchdog timer capable of selecting different clock sources
 - Programmable prescaler and timeout period
 - Programmable wait, stop, and partial powerdown mode operation
 - Causes loss of reference reset 128 cycles after loss of reference clock to the PLL is detected
 - Choice of clock sources from four sources in support of EN60730 and IEC61508:
 - On-chip relaxation oscillator
 - External crystal oscillator/external clock source
 - System clock (IPBus up to 32 MHz)
 - On-chip low power 1 kHz oscillator
 - Real-timer counter (RTC)
 - 8-bit up-counter
 - Three software selectable clock sources
 - External crystal oscillator/external clock source
 - On-chip low-power 1 kHz oscillator
 - System bus (IPBus up to 32 MHz)
 - Can signal the device to exit power down mode
- Phase lock loop (PLL) provides a high-speed clock to the core and peripherals
 - Provides 3x system clock to PWM and dual timer and SCI
 - Loss of lock interrupt
 - Loss of reference clock interrupt



3.3 Architecture Block Diagram

The 56F8006/56F8002's architecture is shown in Figure 2 and Figure 3. Figure 2 illustrates how the 56800E system buses communicate with internal memories and the IPBus interface and the internal connections among each unit of the 56800E core. Figure 3 shows the peripherals and control blocks connected to the IPBus bridge. Please see the system integration module (SIM) section in the *MC56F8006 Reference Manual* for information about which signals are multiplexed with those of other peripherals.



Figure 2. 56800E Core Block Diagram



3.4 **Product Documentation**

The documents listed in Table 2 are required for a complete description and proper design with the 56F8006/56F8002. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, Freescale Literature Distribution Centers, or online at http://www.freescale.com.

Торіс	Description	Order Number
DSP56800E Reference Manual	Detailed description of the 56800E family architecture, 16-bit digital signal controller core processor, and the instruction set	DSP56800ERM
56F800x Peripheral Reference Manual	Detailed description of peripherals of the 56F8006 and 56F8002 devices	MC56F8006RM
56F80x Serial Bootloader User Guide	Detailed description of the Serial Bootloader in the 56F800x family of devices	TBD
56F8006/56F8002 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions (this document)	MC56F8006
56F8006/56F8002 Errata	Details any chip issues that might be present	MC56F8006E

Table 2.	56F8006/56F80	02 Device D	Documentation
----------	---------------	-------------	---------------

4 Signal/Connection Descriptions

4.1 Introduction

The input and output signals of the 56F8006/56F8002 are organized into functional groups, as detailed in Table 3. Table 4 summarizes all device pins. In Table 4, each table row describes the signal or signals present on a pin, sorted by pin number.

Functional Group	Number of Pins in 28 SOIC	Number of Pins in 32 LQFP	Number of Pins in 32 PSDIP	Number of Pins in 48 LQFP
Power Inputs (V _{DD} , V _{DDA})	2	2	2	4
Ground (V _{SS} , V _{SSA})	3	3	3	4
Reset ¹	1	1	1	1
Pulse Width Modulator (PWM) Ports ¹	10	12	12	12
Serial Peripheral Interface (SPI) Ports ¹	5	7	7	7
Serial Communications Interface 0 (SCI) Ports ¹	4	5	5	5
Inter-Integrated Circuit Interface (I ² C) Ports ¹	6	7	7	7
Analog-to-Digital Converter (ADC) Inputs ¹	16	18	18	24
High Speed Analog Comparator Inputs ¹	13	15	15	25
Programmable Gain Amplifiers (PGA) ¹	4	4	4	4
Dual Timer Module (TMR) Ports ¹	8	10	10	10
Programmable Delay Block (PDB) ¹	—	—	—	1
Clock ¹	5	5	5	5
JTAG/Enhanced On-Chip Emulation (EOnCE ¹)	4	4	4	4

Table 3. Functional Group Pin Allocations

¹ Pins may be shared with other peripherals. See Table 4.









Signal/Connection Descriptions

Table 5. 56F8006/56F8002 Signal and Package Information (continued)

Signal Name	28 SOIC	32 LQFP	32 PSDI P	48 LQFP	Туре	State During Reset	Signal Description
GPIOB3	11	16	12	24	Input/ Output	Input, internal	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(MOSI)					Input/ Output	enabled	MOSI — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input.
(TIN3)					Input/ Output		TIN3 — Dual timer module channel 3 input.
(ANA3 and ANB3)					Input		ANA3 and ANB3 — Analog input to channel 3 of ADCA and ADCB.
(PWM5)					Output		PWM5 — The PWM channel 5.
(CMP1					Output		CMP1_OUT— Analog comparator 1 output.
OUT					Output		When used as an analog input, the signal goes to the ANA3 and ANB3.
							After reset, the default state is GPIOB3.
GPIOB4	13	19	15	27	Input/ Output	Input, internal	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(T0)					Input/ Output	enabled	T0 — Dual timer module channel 0 input/output.
(CLKO_0)					Output		CLKO_0 — This is a buffered clock output; the clock source is selected by clockout select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
(MISO)					Input/ Output		MISO — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
(SDA)					Input/Open- drain Output		SDA — The I ² C serial data line.
(RXD)					Input		RXD — The SCI receive data input.
(ANA0 and ANB0)					Analog Input		ANA0 and ANB0 — Analog input to channel 0 of ADCA and ADCB.
					-		When used as an analog input, the signal goes to the ANA0 and ANB0.
							After reset, the default state is GPIOB4.



Begin/End Address	Memory Allocation
P: 0x1F FFFF P: 0x00 8800	RESERVED
P: 0x00 83FF P: 0x00 8000	On-Chip RAM ² : 2 KB
P: 0x00 7FFF P: 0x00 2000	RESERVED
P: 0x00 1FFF P: 0x00 0800	 Internal program flash: 12 KB Interrupt vector table locates from 0x00 0800 to 0x00 0865 COP reset address = 0x00 0802 Boot location = 0x00 0800
P: 0x00 07FF P: 0x00 0000	RESERVED

Table 8. Program Memory Map¹ for 56F8002 at Reset (continued)

¹ All addresses are 16-bit word addresses.

² This RAM is shared with data space starting at address X: 0x00 0000; see Figure 9.

5.3 Data Map

The 56F8006/56F8002 series contain a dual access memory. It can be accessed from core primary data buses (XAB1; CDBW; CDBR) and secondary data buses (XAB2; XDB2). Addresses in data memory are selected on the XAB1 and XAB2 buses. Byte, word, and long data transfers occur on the 32-bit CDBR and CDBW buses. A second 16-bit read operation can be performed in parallel on the XDB2 bus.

Peripheral registers and on-chip JTAG/EOnCE controller registers are memory-mapped into data memory access. A special direct address mode is supported for accessing a first 64-location in data memory by using a single word instruction.

The data memory map is shown in Table 9.

Begin/End Address	Memory Allocation
X:0xFF FFFF	EOnCE
X:0xFF FF00	256 locations allocated
X:0xFF FEFF X:0x01 0000	RESERVED
X:0x00 FFFF	On-Chip Peripherals
X:0x00 F000	4096 locations allocated
X:0x00 EFFF	RESERVED
X:0x00 8800	
X:0x00 87FF	RESERVED
X:0x00 8000	
X:0x00 7FFF	RESERVED
X:0x00 0400	
X:0x00 03FF	On-Chip Data RAM
X:0x00 0000	2 KB ²

Table 9. Data Memory Map¹

¹ All addresses are 16-bit word addresses.

² This RAM is shared with Program space starting at P: 0x00 8000. See Figure 8 and Figure 9.

General System Control Information



Figure 10. Typical Crystal Oscillator Circuit: Low-Range, Low-Power Mode



Figure 11. Typical Crystal or Ceramic Resonator Circuit: High-Range, Low-Power Mode



Figure 12. Typical Crystal or Ceramic Resonator Circuit: Low Range and High Range, High-Gain Mode

6.4.3 External Clock Input — Crystal Oscillator Option

The recommended method of connecting an external clock is illustrated in Figure 13. The external clock source is connected to XTAL and the EXTAL pin is grounded or configured as GPIO while CLK_MOD bit in OSCTL register is set. The external clock input must be generated using a relatively low impedance driver with maximum frequency less than 8 MHz.



Each ADC contains a temperature sensor. Outputs of temperature sensors, PGAs, on-chip regulators and VDDA are internally routed to ADC inputs.

- Internal PGA0 output available on ANA15
- Internal PGA0 positive input calibration voltage available on ANA16
- Internal PGA0 negative input calibration voltage available on ANA17
- Internal PGA1 output available on ANB15
- Internal PGA1 positive input calibration voltage available on ANB16
- Internal PGA1 negative input calibration voltage available on ANB17
- ADCA temperature sensor available on ANA26
- ADCB temperature sensor available on ANB26
- Output of on-chip digital voltage regulator is routed to ANA24
- Output of on-chip analog voltage regulator is routed to ANA25
- Output of on-chip small voltage regulator for ROSC is routed to ANB24
- Output of on-chip small voltage regulator for PLL is routed to ANB25
- VDDA is routed to ANA27 and ANB27

6.8 Joint Test Action Group (JTAG)/Enhanced On-Chip Emulator (EOnCE)

The DSP56800E Family includes extensive integrated support for application software development and real-time debugging. Two modules, the Enhanced On-Chip Emulation module (EOnCE) and the core test access port (TAP, commonly called the JTAG port), work together to provide these capabilities. Both are accessed through a common 4-pin JTAG/EOnCE interface. These modules allow you to insert the 56F8006/56F8002 into a target system while retaining debug control. This capability is especially important for devices without an external bus, because it eliminates the need for a costly cable to bring out the footprint of the chip, as is required by a traditional emulator system.

The DSP56800E EOnCE module is a Freescale-designed module used to develop and debug application software used with the chip. This module allows non-intrusive interaction with the CPU and is accessible through the pins of the JTAG interface or by software program control of the DSP56800E core. Among the many features of the EOnCE module is the support for data communication between the controller and the host software development and debug systems in real-time program execution. Other features allow for hardware breakpoints, the monitoring and tracking of program execution, and the ability to examine and modify the contents of registers, memory, and on-chip peripherals, all in a special debug environment. No user-accessible resources need to be sacrificed to perform debugging operations.

The DSP56800E JTAG port is used to provide an interface for the EOnCE module to the DSP JTAG pins. Joint Test Action Group (JTAG) boundary scan is an IEEE 1149.1 standard methodology enabling access to test features using a test access port (TAP). A JTAG boundary scan consists of a TAP controller and boundary scan registers. Please contact your Freescale sales representative or authorized distributor for device-specific BSDL information.

NOTE

In normal operation, an external pullup on the TMS pin is highly recommend to place the JTAG state machine in reset state if this pin is not configured as GPIO.

7 Security Features

The 56F8006/56F8002 offers security features intended to prevent unauthorized users from reading the contents of the flash memory (FM) array. The 56F8006/56F8002's flash security consists of several hardware interlocks that prevent unauthorized users from gaining access to the flash array.

After flash security is set, an authorized user can be enabled to access on-chip memory if a user-defined software subroutine, which reads and transfers the contents of internal memory via peripherals, is included in the application software. This



A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series Resistance	R1	1500	Ω
Human Body	Storage Capacitance	С	100	pF
	Number of Pulses per Pin	_	3	
Machine	Series Resistance	R1	0	Ω
	Storage Capacitance	С	200	pF
	Number of Pulses per Pin	_	3	
Latch-up	Minimum inpUt Voltage Limit		-2.5	V
	Maximum Input Voltage Limit		7.5	V

Table 13. ESD and Latch-up Test Conditions

Table 14. 56F8006/56F8002 ESD Protection

Characteristic ¹	Min	Тур	Max	Unit
ESD for Human Body Model (HBM)	2000	—	_	V
ESD for Machine Model (MM)	200	—	_	V
ESD for Charge Device Model (CDM)	750	_	_	V
Latch-up current at T_A = 85°C (I _{LAT})	± 100			mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

8.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 15. 28SOIC Package	Thermal Characteristics
--------------------------	--------------------------------

Characteristic	Comments	Symbol	Value (LQFP)	Unit
Junction to ambient Natural convection	Single layer board (1s)	$R_{ hetaJA}$	70	°C/W
Junction to ambient Natural convection	Four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	47	°C/W
Junction to ambient (@200 ft/min)	Single layer board (1s)	$R_{ extsf{ heta}JMA}$	55	°C/W



Characteristic	Comments	Symbol	Value (LQFP)	Unit
Junction to ambient Natural convection	Single layer board (1s)	$R_{ hetaJA}$	79	°C/W
Junction to ambient Natural convection	Four layer board (2s2p)	$R_{ hetaJMA}$	55	°C/W
Junction to ambient (@200 ft/min)	Single layer board (1s)	$R_{ hetaJMA}$	66	°C/W
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	$R_{ hetaJMA}$	48	°C/W
Junction to board		$R_{\theta JB}$	34	°C/W
Junction to case		$R_{ ext{ heta}JC}$	20	°C/W
Junction to package top	Natural Convection	Ψ_{JT}	4	°C/W

Table 18. 48LQFP Package Thermal Characteristics

NOTE

Junction-to-ambient thermal resistance determined per JEDEC JESD51–3 and JESD51–6. Thermal test board meets JEDEC specification for this package.

Junction-to-board thermal resistance determined per JEDEC JESD51–8. Thermal test board meets JEDEC specification for the specified package.

Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51–2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

See Section 9.1, "Thermal Design Considerations," for more detail on thermal design considerations.

8.4 Recommended Operating Conditions

This section includes information about recommended operating conditions.



8.9 Phase Locked Loop Timing

Table 25. Phase Locked Loop Timing

Characteristic	Symbol	Min	Тур	Max	Unit
PLL input reference frequency ¹	f _{ref}	4	8	—	MHz
PLL output frequency ²	f _{op}	120	192	—	MHz
PLL lock time ^{3 4}	t _{plls}	—	40	100	μs
Accumulated jitter using an 8 MHz external crystal as the PLL source ⁵	J _A	—	_	0.37	%
Cycle-to-cycle jitter	t _{jitterpll}	—	350	—	ps

¹ An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.

- ² The core system clock operates at 1/6 of the PLL output frequency.
- ³ This is the time required after the PLL is enabled to ensure reliable operation.
- ⁴ From powerdown to powerup state at 32 MHz system clock state.
- ⁵ This is measured on the CLKO signal (programmed as system clock) over 264 system clocks at 32 MHz system clock frequency and using an 8 MHz oscillator frequency.

8.10 Relaxation Oscillator Timing

Table 26. Relaxation Oscillator Timing

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
Relaxation oscillator output frequency ¹ Normal Mode Standby Mode	f _{op}	—	8.05 400	_	MHz kHz
Relaxation oscillator stabilization time ²	t _{roscs}	—	1	3	ms
Cycle-to-cycle jitter. This is measured on the CLKO signal (programmed prescaler_clock) over 264 clocks ³	t _{jitterrosc}	—	400	_	ps
Variation over temperature –40 °C to 105 °C ⁴		—	—	-3.0 to +2.0	%
Variation over temperature 0 °C to 105 °C ⁵		—	—	-2.0 to +2.0	%
Variation over temperature –40 °C to 125 °C ⁴		_	_	-3.5 to +3.0	%

¹ Output frequency after factory trim.

² This is the time required from standby to normal mode transition.

³ J_A is required to meet QSCI requirements.

⁴ See Figure 22. The power supply VDD must be greater than or equal to 2.6 V. Below 2.6 V, the maximum variation over the whole temperature and whole voltage range from 1.8 V to 2.6 V will be +/-16%.

⁵ This data is only applied to devices with temperature range from -40 °C to 105 °C.





Figure 22. Relaxation Oscillator Temperature Variation (Typical) After Trim for devices with temperature operating range from -40 °C to 105 °C



Figure 23. Relaxation Oscillator Temperature Variation (Typical) After Trim for devices with temperature operating range from -40 °C to 125 °C



8.11 Reset, Stop, Wait, Mode Select, and Interrupt Timing

NOTE

All address and data buses described here are internal.

Table 27. Reset, Stop, Wait, Mode Select, and Interrupt Timing^{1,2}

Characteristic	Symbol	Typical Min	Typical Max	Unit	See Figure
Minimum RESET Assertion Duration	t _{RA}	4T	—	ns	—
Minimum GPIO pin Assertion for Interrupt	t _{IW}	2T	—	ns	Figure 24
RESET deassertion to First Address Fetch	t _{RDA}	96T _{OSC} + 64T	97T _{OSC} + 65T	ns	—
Delay from Interrupt Assertion to Fetch of first instruction (exiting Stop)	t _{IF}	—	6T	ns	—

¹ In the formulas, T = system clock cycle and T_{osc} = oscillator clock cycle. For an operating frequency of 32 MHz, T = 31.25 ns. At 4 MHz (used coming out of reset and stop modes), T = 250 ns.

² Parameters listed are guaranteed by design.



Figure 24. GPIO Interrupt Timing (Negative Edge-Sensitive)

8.12 External Oscillator (XOSC) Characteristics

Reference Figure 10, and Figure 11, and Figure 12 for crystal or resonator circuits.





8.13.3 Inter-Integrated Circuit Interface (I²C) Timing

Table 31. I²C Timing

Characteristic	Symbol	Standar	Standard Mode					
	Symbol	Minimum	Maximum	Unit				
SCL Clock Frequency	f _{SCL}	0	100	MHz				
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD; STA}	4.0	—	μS				
LOW period of the SCL clock	t _{LOW}	4.7	—	μs				
HIGH period of the SCL clock	t _{HIGH}	4.0	—	μS				
Set-up time for a repeated START condition	^t SU; STA	4.7	—	μs				
Data hold time for I ² C bus devices	t _{HD; DAT}	01	3.45 ²	μS				
Data set-up time	t _{SU; DAT}	250	—	ns				
Rise time of SDA and SCL signals	t _r	—	1000	ns				
Fall time of SDA and SCL signals	t _f	—	300	ns				
Set-up time for STOP condition	t _{SU; STO}	4.0	—	μS				
Bus free time between STOP and START condition	t _{BUF}	4.7	—	μS				
Pulse width of spikes that must be suppressed by the input filter	t _{SP}	N/A	N/A	ns				

¹ The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, a negative hold time can result, depending on the edge rates of the SDA and SCL lines.

² The maximum $t_{HD; DAT}$ must be met only if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.



8.16 ADC Specifications

Characteristic	Conditions	Symb	Min	Typ ¹	Мах	Unit	Comment
Input voltage		V _{ADIN}	V _{REFL} ²	—	V _{REFH} ³	V	
Input capacitance		C _{ADIN}	—	4.5	5.5	pF	
Input resistance		R _{ADIN}	—	5	7	kΩ	
Analog source resistance	12-bit mode f _{ADCK} > 4 MHz f _{ADCK} < 4 MHz	R _{AS}		_	2 5	kΩ	External to MCU
	10-bit mode f _{ADCK} > 4 MHz f _{ADCK} < 4 MHz			_	5 10		
	8-bit mode (all valid f _{ADCK})			—	10		
ADC conversion	High speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	
CIOCK Treq.	Low power (ADLPC=1)		0.4		4.0		

Table 36. ADC Operating Conditions

¹ Typical values assume V_{DDAD} = 3.0 V, Temp = 25°C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² $V_{REFL} = V_{SSA}$

 3 V_{REFH} = V_{DDA}



Figure 37. ADC Input Impedance Equivalency Diagram



10 Package Mechanical Outline Drawings

10.1 28-pin SOIC Package





Package Mechanical Outline Drawings

10.2 32-pin LQFP





Freescale Semiconductor

MC56F8006/MC56F8002 Digital Signal Controller, Rev. 4

					Table	44. De	tailed	Periph	eral M	emory	Map (contin	ued)								
Offset Addr. (Hex)	Reset Value (Hex)	Periph.	Register	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0		
0A	0000	TMR0	TMR0_ CSCTRL	DBG	à_EN	FAULT	ALT_LOAD	0	0	0	0	TCF2EN	TCF1EN	TCF2	TCF1	C	L2	CI	L1		
0B	0000	TMR0	TMR0_ FILT	0	0	0	0	0	F	ILT_CN	IT				FILT_	_PER					
0C-0E	—	TMR0	Reserved		RESERVED																
0F	000F	TMR0	TMR_ ENBL	0	0	0	0	0	0	0	0	0	0	0	0	ENBL					
10	0000	TMR1	TMR1_ COMP1		COMPARISON_1																
11	0000	TMR1	TMR1_ COMP2		COMPARISON_2																
12	0000	TMR1	TMR1_ CAPT								CAP	TURE									
13	0000	TMR1	TMR1_ LOAD								LC	DAD									
14	0000	TMR1	TMR1_ HOLD								нс	DLD									
15	0000	TMR1	TMR1_ CNTR								COU	NTER									
16	0000	TMR1	TMR1_ CTRL		СМ			P	CS		S	CS	ONCE	LENGTH	DIR	COINIT		ОМ			
17	0000	TMR1	TMR1_ SCTRL	TCF	TCFIE	TOF	TOFIE	IEF	IEFIE	IPS	INPUT	CAPT MC	URE_ DE	MSTR	EEOF	VAL	FORCE	UPS (
18	0000	TMR1	TMR1_ CMPLD1							COM	IPARAT	OR_LO	AD_1								
19	0000	TMR1	TMR1_ CMPLD2							COM	IPARAT	OR_LO	AD_2								

Peripheral Register Memory Map and Reset Value

87



102

MC56F8006/MC56F8002 Digital Signal Controller, Rev. 4

1			1								1	1				1				
Offset Addr. (Hex)	Reset Value (Hex)	Periph.	Register	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
4E	0000	SIM	SIM_GPSC	0	0	0	0	0	0	0	0	0	0	0	0	0	0	GPS_C6	GPS_C0	
4F	0000	SIM	SIM_GPSD	0	0	0	0	0	0	0	GPS	6_D3	GPS	_D2	GPS	6_D1	(GPS_D)	
50	0000	SIM	SIM_IPS0	0	0	0	0	IPS_FAULT3	IPS_FAULT2	IPS_FAULT1	IP	S_PSR(C2	IP	S_PSR	C1	IPS_PSRC0			
51	0000	SIM	SIM_IPS1	0	IPS	S_C2_V	VS	IP	S_C1_V	VS	IP	S_C0_V	VS		IPS_T0					
52–5F	_	SIM	Reserved								RESE	ERVED								
60	0208	PMC	PMC_SCR	OORF	LVDF	PPDF	PORF	OORIE	LVDIE	LVDRE	PPDE	LPR	LPRS	LPWUI	BGBE	LVDE	LVLS	LS PROT		
61	00 ²	PMC	PMC_CR2	0	0	0	0	0	0	0	LPO_EN	LF	_PO_TRIM TRIM							
7F	—	PMC	Reserved								RESE	RVED								
80	0000	CMP0	CMP0_ CR0	0	0	0	0	0	0	0	0	0	FIL	TER_C	NT	PN	ΛC	MN	//C	
81	0000	CMP0	CMP0_ CR1	0	0	0	0	0	0	0	0	SE	WE	0	PMODE	INV	COS	OPE	EN	
82	0000	CMP0	CMP0_ FPR	0	0	0	0	0	0	0	0				FILT_	_PER				
83	0000	CMP0	CMP0_ SCR	0	0	0	0	0	0	0	0	0	0	0	IER	IEF	CFR	CFF	соит	
84–9F	_	CMP0	Reserved								RESE	RVED								
A0	0000	CMP1	CMP1_ CR0	0	0	0	0	0	0	0	0	0	FIL	TER_C	NT	PN	ЛС	с ммс		

Table 44. Detailed Peripheral Memory Map (continued)

Peripheral Register Memory Map and Reset Value



Freescale Semiconductor

Offset

Reset

Bit

MC56F8006/MC56F8002 Digital Signal Controller, Rev. 4

Addr. (Hex)	Value (Hex)	Periph.	Register	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 0
A1	0000	CMP1	CMP1_ CR1	0	0	0	0	0	0	0	0	SE	WE	0	PMODE	INV	COS	OPE	EN
A2	0000	CMP1	CMP1_ FPR	0	0	0	0	0	0	0	0	FILT_PER							
A3	0000	CMP1	CMP1_ SCR	0	0	0	0	0	0	0	0	0	0	0	IER	IEF	CFR	CFF	COUT
A4–BF		CMP1	Reserved		RESERVED														
C0	0000	CMP2	CMP2_ CR0	0	0	0	0	0	0	0	0	0	FILTER_CNT PI				ΛC	M	NC
C1	0000	CMP2	CMP2_ CR1	0	0	0	0	0	0	0	0	SE	WE	0	PMODE	INV	COS	OPE	EN
C2	0000	CMP2	CMP2_ FPR	0	0	0	0	0	0	0	0		FILT_PER						
C3	0000	CMP2	CMP2_ SCR	0	0	0	0	0	0	0	0	0	0	0	IER	IEF	CFR	CFF	соит
C4–DF		CMP2	Reserved								RESE	RVED							
E0	0000	PIT	PIT_CTRL	0	0	0	0	0	0	0	0	0		PRES	CALER		PRF	PRIE	CNT_EN
E1	0000	PIT	PIT_MOD							Μ	ODULC)_VALU	ΙE						
E2	0000	PIT	PIT_CNTR							C	DUNTE	R_VALI	JE						
E3–FF	_	PIT	Reserved								RESE	RVED							
00	0000	PDB	PDB_SCR	PRESCALER 0				AOS		0	BC	OS LNO SILLING TR		RIGSE	L	ENA	ENB		
01	0000	PDB	PDB_ DELAYA								DEL	AYA							

Table 44. Detailed Peripheral Memory Map (continued)

Peripheral Register Memory Map and Reset Value

Bit