# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	CANbus, EBI/EMI, SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	59
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 2x16b, 8x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f060r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Figure 7.14. ADC2LTL: ADC2 Less-Than Data Low Byte Register Figure 7.15. ADC Window Compare Example: Right-Justified Single-Ended Data Figure 7.16. ADC Window Compare Example: Left-Justified Single-Ended Data Figure 7.17. ADC Window Compare Example: Right-Justified Differential Data	98 99 99 99
~	Figure 7.18. ADC Window Compare Example: Left-Justified Differential Data	100
8.	DACS, 12-Bit Voltage Mode (DAC0 and DAC1, C8051F060/1/2/3)	103
	Figure 8.1. DAC Functional Block Diagram	103
	Figure 8.2. DACOH: DACO High Byte Register	105
	Figure 8.4. DACOCN: DACO Control Degister	100
	Figure 8.5. DACOUN. DACO CONTO Register	100
	Figure 8.6. DAC11 : DAC1 Low Byte Register	107
	Figure 8.7. DACTL. DACT Low Byte Register	107
٩	Voltage Reference 2 (C8051E060/2)	111
Э.	Figure 9.1 Voltage Reference Functional Block Diagram	111
	Figure 9.2 REF2CN: Reference Control Register 2	112
10	Voltage Reference 2 (C8051F061/3)	113
	Figure 10.1. Voltage Reference Functional Block Diagram	113
	Figure 10.2. REF2CN: Reference Control Register 2	114
11.	Voltage Reference 2 (C8051F064/5/6/7)	115
	Figure 11.1. Voltage Reference Functional Block Diagram	115
	Figure 11.2. REF2CN: Reference Control Register 2	116
12	Comparators	117
	Figure 12.1. Comparator Functional Block Diagram	117
	Figure 12.2. Comparator Hysteresis Plot	118
	Figure 12.3. CPTnCN: Comparator 0, 1, and 2 Control Register	120
	Figure 12.4. CPTnMD: Comparator Mode Selection Register	121
13. CIP-51 Microcontroller 123		
	Figure 13.1. CIP-51 Block Diagram	124
	Figure 13.2. Memory Map	130
	Figure 13.3. SFR Page Stack	133
	Figure 13.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5	134
	Figure 13.5. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs.	135
	Figure 13.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR	
	130 Figure 12.7 SEP Dage Stock Upon Beturn From DCA Interrupt	107
	Figure 13.8 SEP Page Stack Upon Return From ADC2 Window Interrupt	137
	Figure 13.0. SER Page Stack Open Return From ADC2 Window Interrupt	130
	Figure 13.10 SERPAGE: SER Page Register	130
	Figure 13.11 SERNEXT SER Next Register	140
	Figure 13.12 SERI AST: SER Last Register	140
	Figure 13.13. SP: Stack Pointer	148
	Figure 13.14. DPL: Data Pointer Low Byte	148
	Figure 13.15. DPH: Data Pointer High Byte	148
	Figure 13.16. PSW: Program Status Word	149



# 13.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 64 k bytes (C8051F060/1/2/3/4/5) or 32 k bytes (C8051F066/7) of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in Figure 13.2.



### Figure 13.2. Memory Map

## 13.2.1. Program Memory

The CIP-51 has a 64 k byte program memory space. The C8051F060/1/2/3/4/5 devices implement 64 k bytes of this program memory space as in-system re-programmable Flash memory, organized in a contiguous block from addresses 0x0000 to 0xFFFF. Note: 1024 bytes (0xFC00 to 0xFFFF) of this memory are reserved, and are not available for user program storage. The C8051F066/7 implement 32 k bytes of this program memory space as in-system re-programmable Flash memory, organized in a contiguous block from addresses 0x0000 to 0xFFFF.

Program memory is normally assumed to be read-only (using the MOVC instruction). However, the CIP-51 can write to program memory by enabling Flash writes, and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "16. Flash Memory" on page 177 for further details.



# C8051F060/1/2/3/4/5/6/7

On the execution of the RETI instruction in the ADC2 Window Comparator ISR, the value in SFRPAGE register is overwritten with the contents of SFRNEXT. The CIP-51 may now access the Port 5 SFR bits as it did prior to the interrupts occurring. See Figure 13.8 below.





Note that in the above example, all three bytes in the SFR Page Stack are accessible via the SFRPAGE, SFRNEXT, and SFRLAST special function registers. If the stack is altered while servicing an interrupt, it is possible to return to a different SFR Page upon interrupt exit than selected prior to the interrupt call. Direct access to the SFR Page stack can be useful to enable real-time operating systems to control and manage context switching between multiple tasks.

Push operations on the SFR Page Stack only occur on interrupt service, and pop operations only occur on interrupt exit (execution on the RETI instruction). The automatic switching of the SFRPAGE and operation of the SFR Page Stack as described above can be disabled in software by clearing the SFR Automatic Page Enable Bit (SFRPGEN) in the SFR Page Control Register (SFRPGCN). See Figure 13.9.





#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com