



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	CANbus, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	24
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 2x16b, 8x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f063

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.4. Programmable Digital I/O and Crossbar

Three standard 8051 Ports (0, 1, and 2) are available on the MCUs. The C8051F060/2/4/6 have 4 additional 8-bit ports (3, 5, 6, and 7), and a 3-bit port (port 4) for a total of 59 general-purpose I/O Pins. The Ports behave like the standard 8051 with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Also, the "weak pull-ups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low-power applications.

Perhaps the most unique enhancement is the Digital Crossbar. This is a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, P2, and P3. (See Figure 1.9) Unlike microcontrollers with standard multiplexed digital I/O ports, all combinations of functions are supported with all package options offered.

The on-chip counter/timers, serial buses, HW interrupts, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.







1.8. 16-Bit Analog to Digital Converters

The C8051F060/1/2/3/4/5/6/7 devices have two on-chip 16-bit SAR ADCs (ADC0 and ADC1), which can be used independently in single-ended mode, or together in differential mode. ADC0 and ADC1 can directly access on-chip or external RAM, using the DMA interface. With a maximum throughput of 1 Msps, the ADCs offer 16 bit performance with two available linearity grades. ADC0 and ADC1 each have the capability to use dedicated, on-chip voltage reference circuitry or an external voltage reference source.

The ADCs are under full control of the CIP-51 microcontroller via the associated Special Function Registers. The system controller can also put the ADCs into shutdown mode to save power.

Conversions can be started in four ways; a software command, an overflow of Timer 2, an overflow of Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or a periodic timer overflow signal. The two ADCs can operate independently, or be synchronized to perform conversions at the same time. Conversion completions are indicated by status bits, and can generate interrupts. The resulting 16-bit data words are latched into SFRs upon completion of a conversion. A DMA interface is also provided, which can gather conversions from the ADCs, and directly store them to on-chip or external RAM.

ADC0 also contains Window Compare registers, which can be configured to interrupt the controller when ADC0 data is within or outside of a specified range. ADC0 can monitor a key voltage continuously in background mode, and not interrupt the controller unless the converted data is within the specified window.







1.11. Analog Comparators

The C8051F060/1/2/3/4/5/6/7 MCUs include three analog comparators on-chip. The comparators have software programmable hysteresis and response time. Each comparator can generate an interrupt on its rising edge, falling edge, or both. The interrupts are capable of waking up the MCU from sleep mode, and Comparator 0 can be used as a reset source. The output state of the comparators can be polled in software or routed to Port I/O pins via the Crossbar. Outputs from the comparator can be routed through the crossbar. The comparators can be programmed to a low power shutdown mode when not in use.



Figure 1.15. Comparator Block Diagram













6.5. Instruction Execution in Mode 1

When the DMA interface begins an operation cycle, the DMA Instruction Status Register (DMA0ISW, Figure 6.9) is loaded with the address contained within the DMA Instruction Boundary Register (DMA0BND, Figure 6.8). The instruction is fetched from the Instruction Buffer, and the DMA Control Logic waits for data from the appropriate ADC(s). At the end of an instruction, the Repeat Counter (Registers DMA0CSH and DMA0CSL) is decremented, and the instruction will be repeated until the Repeat Counter reaches 0x0000. The Repeat Counter is then reset to the Repeat Counter Limit value (Registers DMA0CTH and DMA0CTL), and the DMA will increment DMA0ISW to the next instruction address. When the current DMA instruction is an End of Operation instruction, the Instruction Status Register is reset to the Instruction Boundary Register. If the Continuous Conversion bit (bit 7, CCNV) in the End of Operation instruction word is set to '1', the DMA will continue to execute instructions. When CCNV is set to '0', the DMA will stop executing instructions at this point. An example of Mode 1 operation is shown in Figure 6.3.



Figure 6.3. DMA Mode 1 Operation





Figure 6.8. DMA0BND: DMA0 Instruction Boundary Register







C8051F060/1/2/3/4/5/6/7

While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a *high* priority interrupt, while the ADC2 interrupt is configured as a *low* priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRNEXT register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFRLAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 13.6 below.



Figure 13.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR



5 444	5 444	544	5 4 4 4	D 44/	544	D 444	D 444	5
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	-	SFRPGEN	0000001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address SFR Page	: 0x96 : F
Bits7-1: Bit0:	Reserved. SFRPGEN: Upon interru automatically This bit is us 0: SFR Auto priate SFR p was the soun 1: SFR Auto the page that rupt.	SFR Autom pt, the C80 y switch the sed to contre matic Pagir page (i.e., th rce of the in matic Pagir t contains t	aatic Page C 51 Core wil SFR page ol this autop ng disabled. ne SFR pag Iterrupt). ng enabled. he SFRs fo	Control Enab I vector to the to the corre baging funct C8051 corre e that conta Upon interr r the peripho	ble. sponding p ion. e will not au ins the SFF upt, the C8 eral or func	l interrupt eripheral tomatical Rs for the 051 will sy tion that is	service routir or function's ly change to t peripheral/fur witch the SFF s the source o	ne and SFR page. the appro- nction that ₹ page to of the inter-

Figure 13.9. SFRPGCN: SFR Page Control Register

Figure 13.10. SFRPAGE: SFR Page Register





Table 13.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
P2MDIN	0xAE	F	Port 2 Input Mode	page 217
P2MDOUT	0xA6	F	Port 2 Output Mode Configuration	page 217
P3	0xB0	All Pages	Port 3 Latch	page 218 ^{*1}
P3MDOUT	0xA7	F	Port 3 Output Mode Configuration	page 218 ^{*1}
P4	0xC8	F	Port 4 Latch	page 221 ^{*1}
P4MDOUT	0x9C	F	Port 4 Output Mode Configuration	page 221 ^{*1}
P5	0xD8	F	Port 5 Latch	page 222 ^{*1}
P5MDOUT	0x9D	F	Port 5 Output Mode Configuration	page 222 ^{*1}
P6	0xE8	F	Port 6 Latch	page 223 ^{*1}
P6MDOUT	0x9E	F	Port 6 Output Mode Configuration	page 223 ^{*1}
P7	0xF8	F	Port 7 Latch	page 224 ^{*1}
P7MDOUT	0x9F	F	Port 7 Output Mode Configuration	page 224 ^{*1}
PCA0CN	0xD8	0	PCA Control	page 312
PCA0CPH0	0xFC	0	PCA Capture 0 High	page 316
PCA0CPH1	0xFE	0	PCA Capture 1 High	page 316
PCA0CPH2	0xEA	0	PCA Capture 2 High	page 316
PCA0CPH3	0xEC	0	PCA Capture 3 High	page 316
PCA0CPH4	0xEE	0	PCA Capture 4 High	page 316
PCA0CPH5	0xE2	0	PCA Capture 5 High	page 316
PCA0CPL0	0xFB	0	PCA Capture 0 Low	page 316
PCA0CPL1	0xFD	0	PCA Capture 1 Low	page 316
PCA0CPL2	0xE9	0	PCA Capture 2 Low	page 316
PCA0CPL3	0xEB	0	PCA Capture 3 Low	page 316
PCA0CPL4	0xED	0	PCA Capture 4 Low	page 316
PCA0CPL5	0xE1	0	PCA Capture 5 Low	page 316
PCA0CPM0	0xDA	0	PCA Module 0 Mode Register	page 314
PCA0CPM1	0xDB	0	PCA Module 1 Mode Register	page 314
PCA0CPM2	0xDC	0	PCA Module 2 Mode Register	page 314
PCA0CPM3	0xDD	0	PCA Module 3 Mode Register	page 314
PCA0CPM4	0xDE	0	PCA Module 4 Mode Register	page 314
PCA0CPM5	0xDF	0	PCA Module 5 Mode Register	page 314
PCA0H	0xFA	0	PCA Counter High	page 315
PCA0L	0xF9	0	PCA Counter Low	page 315
PCA0MD	0xD9	0	PCA Mode	page 313
PCON	0x87	All Pages	Power Control	page 161
PSCTL	0x8F	0	Program Store R/W Control	page 185
PSW	0xD0	All Pages	Program Status Word	page 149
RCAP2H	0xCB	0	Timer/Counter 2 Capture/Reload High	page 301
RCAP2L	0xCA	0	Timer/Counter 2 Capture/Reload Low	page 301
RCAP3H	0xCB	1	Timer/Counter 3 Capture/Reload High	page 301
RCAP3L	0xCA	1	Timer/Counter 3 Capture/Reload Low	page 301
RCAP4H	0xCB	2	Timer/Counter 4 Capture/Reload High	page 301
RCAP4L	0xCA	2	Timer/Counter 4 Capture/Reload Low	page 301



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
-	-	PT2	PS0	PT1	PX1	PT0	PX0	11000000					
Bit7	' Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0												
	SFR Address: 0xB8												
Bits7-6:	3: UNUSED. Read = 11b, Write = don't care.												
Bit5:	PT2: Timer 2 Interrupt Priority Control.												
	This bit sets	the priority	of the Time	r 2 interrup	t.								
	0: Timer 2 in	terrupt set	to low priori	ty level.									
	1: Timer 2 in	terrupt set	to high prioi	rity level.									
Bit4:	PS0: UARTO) Interrupt F	Priority Cont	rol.									
	This bit sets	the priority	of the UAR	T0 interrupt	-								
	0: UART0 in	terrupt set f	to low priori	ty level.									
	1: UART0 in	terrupt set f	to high prior	ity level.									
Bit3:	PT1: Timer 1	Interrupt F	Priority Cont	rol.									
	This bit sets	the priority	of the Time	r 1 interrup	t.								
	0: Timer 1 in	terrupt set	to low priori	ty level.									
	1: Timer 1 in	terrupt set	to high prior	rity level.									
Bit2:	PX1: Externa	al Interrupt	1 Priority C	ontrol.									
	This bit sets	the priority	of the Exte	rnal Interrup	ot 1 interrup	t.							
	0: External Ir	nterrupt 1 s	et to low pri	ority level.									
	1: External Ir	nterrupt 1 s	et to high p	riority level.									
Bit1:	PT0: Timer 0) Interrupt F	Priority Cont	trol.									
	This bit sets	the priority	of the Time	r 0 interrup	t.								
	0: Timer 0 in	terrupt set	to low priori	ty level.									
	1: Timer 0 in	terrupt set	to high prior	rity level.									
Bit0:	PX0: Externa	al Interrupt	0 Priority C	ontrol.									
	This bit sets	the priority	of the Exte	rnal Interrup	ot 0 interrup	t.							
	0: External li	nterrupt 0 s	et to low pri	ority level.									
	1: External li	nterrupt 0 s	et to high p	riority level.									

Figure 13.20. IP: Interrupt Priority



17.5.3. Split Mode with Bank Select

When EMI0CF.[3:2] are set to '10', the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the 4 kB boundary will access on-chip XRAM space.
- Effective addresses beyond the 4 kB boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is onchip or off-chip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is onchip or off-chip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

17.5.4. External Only

When EMI0CF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the 4 kB boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.



The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are: the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0) are always configured as Open-Drain outputs, regardless of the settings of the associated bits in the PnMDOUT registers.

18.1.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as a digital input by setting P3MDOUT.7 to a logic 0 and P3.7 to a logic 1.

If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UART0 receive pin), then the output drivers on that pin are automatically disabled.

18.1.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about 100 k Ω) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pull-up device. The weak pull-up device can also be explicitly disabled on a Port 1 pin by configuring the pin as an Analog Input, as described below.

18.1.5. Configuring Port 1 and 2 pins as Analog Inputs

The pins on Port 1 can serve as analog inputs to the ADC2 analog MUX (C8051F060/1/2/3 only) and the pins on Port 2 can serve as analog inputs to the Comparators (all devices). A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the PnMDIN registers. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

- 1. Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near VDD / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
- 2. Disables the weak pull-up device on the pin.
- 3. Causes the Crossbar to "skip over" the pin when allocating Port pins for digital peripherals.

Note that the output drivers on a pin configured as an Analog Input are not explicitly disabled. Therefore, the associated PnMDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode), and the associated Port Data bits should be set to logic 1 (high-impedance). Also note that it is not required to configure a Port pin as an Analog Input in order to use it as an input to ADC2 or the Comparators, however, it is strongly recommended. See the analog peripheral's corresponding section in this datasheet for further information.





Figure 19.1. CAN Controller Diagram







19.2. CAN Registers

CAN registers are classified as follows:

- 1. <u>CAN Controller Protocol Registers</u>: CAN control, interrupt, error control, bus status, test modes.
- Message Object Interface Registers: Used to configure 32 Message Objects, send and receive data to and from Message Objects. The C8051 MCU accesses the CAN message RAM via the Message Object Interface Registers. Upon writing a message object number to an IF1 or IF2 Command Request Register, the contents of the associated Interface Registers (IF1 or IF2) will be transferred to or from the message object in CAN RAM.
- Message Handler Registers: These read only registers are used to provide information to the CIP-51 MCU about the message objects (MSGVLD flags, Transmission Request Pending, New Data Flags) and Interrupts Pending (which Message Objects have caused an interrupt or status interrupt condition).
- <u>C8051 MCU Special Function Registers (SFR)</u>: Five registers located in the C8051 MCU memory map that allow direct access to certain CAN Controller Protocol Registers, and Indexed indirect access to all CAN registers.

19.2.1. CAN Controller Protocol Registers

The CAN Control Protocol Registers are used to configure the CAN controller, process interrupts, monitor bus status, and place the controller in test modes. The CAN controller protocol registers are accessible using C8051 MCU SFRs by an indexed method, and some can be accessed directly by addressing the SFRs in the C8051 SFR map for convenience.

The registers are: CAN Control Register (CAN0CN), CAN Status Register (CAN0STA), CAN Test Register (CAN0TST), Error Counter Register, Bit Timing Register, and the Baud Rate Prescaler (BRP) Extension Register. CAN0STA, CAN0CN, and CAN0TST can be accessed via C8051 MCU SFRs. All others are accessed indirectly using the CAN address indexed method via CAN0ADR, CAN0DATH, and CAN0DATL.

Please refer to the Bosch CAN User's Guide for information on the function and use of the CAN Control Protocol Registers.

19.2.2. Message Object Interface Registers

There are two sets of Message Object Interface Registers used to configure the 32 Message Objects that transmit and receive data to and from the CAN bus. Message objects can be configured for transmit or receive, and are assigned arbitration message identifiers for acceptance filtering by all CAN nodes.

Message Objects are stored in Message RAM, and are accessed and configured using the Message Object Interface Registers. These registers are accessed via the C8051's CAN0ADR and CAN0DAT registers using the indirect indexed address method.

Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Object Interface Registers.

19.2.3. Message Handler Registers

The Message Handler Registers are *read only* registers. Their flags can be read via the indexed access method with CAN0ADR, CAN0DATH, and CAN0DATL. The message handler registers provide interrupt, error, transmit/receive requests, and new data information.



21.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

R	R/W	R/W	R/W	R	R	R	R	Reset Value				
SPIBSY	MSTEN	CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-				
	SFR Address: 0x9A SFR Page: 0											
Bit 7:	SPIBSY: SPI Busy (read only).											
Bit 6:	This bit is set to logic 1 when a SPI transfer is in progress (Master or slave Mode). MSTEN: Master Mode Enable. 0: Disable master mode. Operate in slave mode.											
Bit 5:	CKPHA: SPI	IO Clock Ph rols the SPI	ase. 0 clock pha	s a master. ase.								
Bit 4:	0: Data cente 1: Data cente CKPOL: SPI This bit cont 0: SCK line I 1: SCK line k	ered on first ered on sec 0 Clock Pol rols the SPI ow in idle s	t edge of So cond edge o larity. IO clock pola tate.	CK period. [†] of SCK peric arity.	od.†							
Bit 3:	SLVSEL: Sla This bit is se is cleared to	ave Selected t to logic 1 v logic 0 whe	d Flag (read whenever then NSS is h	d only). ne NSS pin igh (slave n	is low indication of selected	ating SPI0 is). This bit do	s the selecte bes not indic	d slave. It ate the				
Bit 2:	NSSIN: NSS This bit mimi	Is value at the line at the li	eous Pin Inp antaneous v	out (read on value that is	ly). present on	the NSS po	ort pin at the	time that				
Bit 1:	 the register is read. This input is not de-glitched. SRMT: Shift Register Empty (Valid in Slave Mode, read only). This bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from the transmit buffer or by a transition on SCK. 											
Bit 0:	NOTE: SRMT = 1 when in Master Mode. RXBMT: Receive Buffer Empty (Valid in Slave Mode, read only). This bit will be set to logic 1 when the receive buffer has been read and contains no new information. If there is new information available in the receive buffer that has not been read, this bit will return to logic 0. NOTE: RXBMT = 1 when in Master Mode.											
[†] In slave r sampled o device. Se	mode, data or one SYSCLK ee Table 21.1	MOSI is sa before the of for timing p	ampled in th end of each parameters.	ne center of data bit, to	each data b provide ma	oit. In maste aximum sett	r mode, data ling time for	on MISO is the slave				

Figure 21.8.	SPI0CFG:	SPI0	Configuration	Register
1 19410 2110	01 1001 0.	0.10	ooningaradion	riogioloi



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
SM00	SM10	SM20	REN0	TB80	RB80	TIO	RI0	0000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit					
							SFR Address	Addressable					
	SFR Page: 0												
	SM00-SM10: Serial Port Operation Mode:												
BIIS7-6	: SM00-SM10: Serial Port Operation Mode:												
	When written, these bits select the Serial Port Operation Mode as follows:												
	SM00	SM10	Ma	M do Ou Surge	ode	lada							
	0	0	IVIO Mode 1: 9		Norioblo	Roud Poto							
	0	0	Mode 2			aud Rate							
	1	1	Mode 3: 9	9-Bit UART	Variable	Baud Rate							
		•			, vanabio	Dada Hato							
	Reading th	ese bits ret	urns the cu	irrent UAR	T0 mode a	as defined a	above.						
Bit5:	SM20: Mul	tiprocessor	Communio	ation Enal	ole.	- ·							
	The function	on of this bi	t is depend	ent on the	Serial Port	t Operation	Mode.						
	Mode U: No	D effect.	alid stop bit										
			of stop bit	s ianored									
	1:	RI0 will onl	v be activat	ed if stop l	oit is loaic	level 1.							
	Mode 2 an	d 3: Multipr	ocessor Co	mmunicat	ions Enabl	e.							
	0:	Logic level	of ninth bit	is ignored.									
	1:	RI0 is set a	nd an inter	rupt is gen	erated only	y when the	ninth bit is	ogic 1 and the					
D'14	received a	ddress mat	ches the U	ART0 addr	ess or the	broadcast	address.						
Bit4:	RENU: Rec	ceive Enabl	e.	TO receiv	or								
		aples/uisap	ies the UAI isabled	< TO receiv	er.								
	1: UART0 I	reception a	nabled.										
Bit3:	TB80: Nint	h Transmis	sion Bit.										
	The logic le	evel of this	bit will be a	ssigned to	the ninth t	ransmissio	n bit in Mod	es 2 and 3. It is					
	not used in	Modes 0 a	and 1. Set	or cleared	by softwa	re as requi	red.						
Bit2:	RB80: Nint	h Receive	Bit.		d. 1. ¹ 0								
	I he bit is a	issigned the	e logic leve	l of the hin d the legic	In Dit recei	ved in iviod	es 2 and 3.	In Mode 1, If					
	Mode 0	ую 0, КВОС	is assigne	u lite logic		e leceiveu							
Bit1:	TI0: Transr	nit Interrup	t Flag.										
	Set by hard	dware whe	n a byte of	data has b	een transm	nitted by U/	ART0 (after	the 8th bit in					
	Mode 0, or	at the beg	inning of th	e stop bit i	n other mo	des). Wher	n the UART	0 interrupt is					
	enabled, se	etting this b	it causes th	ne CPU to	vector to the	he UART0	interrupt se	rvice routine.					
Rit0.	I his bit mu	IST DE Clear	ed manuall	y by softwa	are.								
DIIU:	Set by har	ve merrupi dware wher	n a hvte of <i>i</i>	data has h	en receiv	ed by LIAP	TO (as solo	cted by the					
	SM20 bit).	When the l	JART0 inte	rupt is ena	bled, setti	ng this bit c	auses the C	PU to vector to					
	the UART0) interrupt s	ervice routi	ne. This bi	t must be	cleared ma	nually by so	oftware.					

Figure 22.8. SCON0: UART0 Control Register



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 SFR Addres SFR Pag	s: 0x99 e: 1
Bits7-0:	SBUF1[7:0]: This SFR ac data is writte sion. Writing contents of t	Serial Data cesses two in to SBUF ⁻ a byte to S he receive l	a Buffer Bits registers; a 1, it goes to BUF1 is wh latch.	7-0 (MSB-I transmit sh the transmi at initiates th	_SB). ift register a t shift regis he transmis	and a recei ter and is h sion. A rea	ve latch reg held for seria d of SBUF1	ister. When al transmis- returns the

Figure 23.8. SBUF1: Serial (UART1) Port Data Buffer Register

	Frequency: 11.0592 MHz										
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)				
	230400	0.00%	48	SYSCLK	XX	1	0xE8				
	115200	0.00%	96	SYSCLK	XX	1	0xD0				
	57600	0.00%	192	SYSCLK	XX	1	0xA0				
om sc.	28800	0.00%	384	SYSCLK	XX	1	0x40				
ő, fr	14400	0.00%	768	SYSCLK / 12	00	0	0xE0				
CLk nal	9600	0.00%	1152	SYSCLK / 12	00	0	0xD0				
'SC ter	2400	0.00%	4608	SYSCLK / 12	00	0	0x40				
S Х	1200	0.00%	9216	SYSCLK / 48	10	0	0xA0				
	230400	0.00%	48	EXTCLK / 8	11	0	0xFD				
с. С	115200	0.00%	96	EXTCLK / 8	11	0	0xFA				
C fr	57600	0.00%	192	EXTCLK / 8	11	0	0xF4				
	28800	0.00%	384	EXTCLK / 8	11	0	0xE8				
'SC err	14400	0.00%	768	EXTCLK / 8	11	0	0xD0				
S) Int	9600	0.00%	1152	EXTCLK / 8	11	0	0xB8				

 Table 23.5. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.

Table 23.6. Timer Settings for Standard Baud Rates Using an External Oscillat	or
Frequency: 3.6864 MHz	

			Freque	mcy. 5.0004			
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)
	230400	0.00%	16	SYSCLK	XX	1	0xF8
	115200	0.00%	32	SYSCLK	XX	1	0xF0
	57600	0.00%	64	SYSCLK	XX	1	0xE0
ы С	28800	0.00%	128	SYSCLK	XX	1	0xC0
ő	14400	0.00%	256	SYSCLK	XX	1	0x80
CLk nal	9600	0.00%	384	SYSCLK	XX	1	0x40
'SC ter	2400	0.00%	1536	SYSCLK / 12	00	0	0xC0
S Х ШХ	1200	0.00%	3072	SYSCLK / 12	00	0	0x80
	230400	0.00%	16	EXTCLK/8	11	0	0xFF
с. Э	115200	0.00%	32	EXTCLK / 8	11	0	0xFE
C fro Oso	57600	0.00%	64	EXTCLK / 8	11	0	0xFC
	28800	0.00%	128	EXTCLK / 8	11	0	0xF8
'SC	14400	0.00%	256	EXTCLK / 8	11	0	0xF0
Sy Int	9600	0.00%	384	EXTCLK / 8	11	0	0xE8

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.



24.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 or Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from 0xFF to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.



Figure 24.2. T0 Mode 2 Block Diagram



25.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate pulse width modulated (PWM) outputs on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA0 counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA0 counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be high. When the count value in PCA0L overflows, the CEXn output will be low (see Figure 25.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the counter/timer's high byte (PCA0H) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 25.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

Equation 25.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$



Figure 25.8. PCA 8-Bit PWM Mode Diagram

