

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 2x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f067-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.10. 12-bit Digital to Analog Converters

The C8051F060/1/2/3 MCUs have two integrated 12-bit Digital to Analog Converters (DACs). The MCU data and control interface to each DAC is via the Special Function Registers. The MCU can place either or both of the DACs in a low power shutdown mode.

The DACs are voltage output mode and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or scheduled on a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied from the dedicated VREFD input pin on C8051F060/2 devices or via the VREF2 pin on C8051F061/3 devices, which is shared with ADC2. The DACs are especially useful as references for the comparators or offsets for the differential inputs of the ADCs.



Figure 1.14. DAC System Block Diagram











Figure 6.12. DMA0DSH: DMA0 Data Address Pointer MSB Register









## 10. Voltage Reference 2 (C8051F061/3)

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the VREF2 input pin shown in Figure 10.1. The maximum load seen by the VREF pin must be less than 200  $\mu$ A to AGND. Bypass capacitors of 0.1  $\mu$ F and 4.7  $\mu$ F are recommended from the VREF pin to AGND, as shown in Figure 10.1.

The VREF2 pin provides a voltage reference input for ADC2 and the DACs. ADC2 may also reference the analog power supply voltage, via the VREF multiplexers shown in Figure 10.1.

The Reference Control Register 2, REF2CN (defined in Figure 10.2) enables/disables the internal reference generator and selects the reference input for ADC2. The BIASE bit in REF2CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1  $\mu$ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if ADC2 or either DAC is used, regardless of the voltage reference used. If neither ADC2 nor the DACs are being used, both of these bits can be set to logic 0 to conserve power. Bit AD2VRS selects between VREF2 and AV+ for the ADC2 voltage reference source. The electrical specifications for the Voltage Reference are given in Table 10.1.







## 11. Voltage Reference 2 (C8051F064/5/6/7)

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed to the VREF pin as shown in Figure 11.1. The maximum load seen by the VREF pin must be less than 200  $\mu$ A to AGND. Bypass capacitors of 0.1  $\mu$ F and 4.7  $\mu$ F are recommended from the VREF pin to AGND, as shown in Figure 11.1.

The Reference Control Register 2, REF2CN (defined in Figure 11.2) enables/disables the internal reference generator. The BIASE bit in REF2CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1  $\mu$ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0. The electrical specifications for the Voltage Reference are given in Table 11.1.



#### Figure 11.1. Voltage Reference Functional Block Diagram



#### Table 12.1. Comparator Electrical Characteristics

## VDD = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Response Time,	CPn+ - CPn- = 100 mV		100		ns
Mode 0	CPn+ - CPn- = 10 mV		250		ns
Response Time,	CPn+ - CPn- = 100 mV		175		ns
Mode 1	CPn+ - CPn- = 10 mV		500		ns
Response Time,	CPn+ - CPn- = 100 mV		320		ns
Mode 2	CPn+ - CPn- = 10 mV		1100		ns
Response Time,	CPn+ - CPn- = 100 mV		1050		ns
Mode 3	CPn+ - CPn- = 10 mV		5200		ns
Common-Mode Rejection Ratio			1.5	4	mV/V
Positive Hysteresis 1	CPnHYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CPnHYP1-0 = 01	3	5	7	mV
Positive Hysteresis 3	CPnHYP1-0 = 10	7	10	15	mV
Positive Hysteresis 4	CPnHYP1-0 = 11	15	20	25	mV
Negative Hysteresis 1	CPnHYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CPnHYN1-0 = 01	3	5	7	mV
Negative Hysteresis 3	CPnHYN1-0 = 10	7	10	15	mV
Negative Hysteresis 4	CPnHYN1-0 = 11	15	20	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		VDD + 0.25	V
Input Capacitance			7		pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-5		+5	mV
Power Supply	•	ł			
Power Supply Rejection			0.1	1	mV/V
Power-up Time			10		μs
	Mode 0		7.6		μA
Supply Current at DC	Mode 1		3.2		μA
	Mode 2		1.3		μA
	Mode 3		0.4		μA



### 13.2.6.3.SFR Page Stack Example

The following is an example that shows the operation of the SFR Page Stack during interrupts.

In this example, the SFR Page Control is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to Port 5 (SFR "P5", located at address 0xD8 on SFR Page 0x0F). The device is also using the Programmable Counter Array (PCA) and the 10-bit ADC (ADC2) window comparator to monitor a voltage. The PCA is timing a critical control function in its interrupt service routine (ISR), so its interrupt is enabled and is set to *high* priority. The ADC2 is monitoring a voltage that is less important, but to minimize the software overhead its window comparator is being used with an associated ISR that is set to *low* priority. At this point, the SFR page is set to access the Port 5 SFR (SFRPAGE = 0x0F). See Figure 13.4 below.



Figure 13.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5



While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a *high* priority interrupt, while the ADC2 interrupt is configured as a *low* priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRNEXT register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFRLAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 13.6 below.



Figure 13.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	s: 0xD0 e: All Pages
Bit7:	CY: Carry	Flag.						
	This bit is	set when t	he last arithmet	ic operatio	on resulted	d in a carry (a	addition) or a	a borrow
	(subtractio	on). It is cle	eared to 0 by all	other arit	nmetic ope	erations.		
Bit6:	AC: Auxilia	ary Carry I	-lag.				(. (. L.P.C)	
	I his bit is	set when t	the last arithmet	ic operation	on resulted	d in a carry in	ito (addition)	or a bor-
	tions	Subiraciio	n) the high orde		is cleared	i to o by all o		lic opera-
Bit5:	F0: User F	lag 0.						
	This is a b	it-address	able, general pu	urpose flag	g for use u	nder softwar	e control.	
Bits4-3:	RS1-RS0:	Register I	Bank Select.					
	These bits	select wh	ich register ban	k is used	during reg	ister accesse	es.	
	RS1	RS0	Register Bank	۵dd	ross			
	0	0		0x00	- 0x07			
	0	1	1	0x08	• 0x0F			
	1	0	2	0x10	- 0x17			
	1	1	3	0x18	• 0x1F			
		•	0	okro	0, Th			
Bit2:	OV: Overfl	ow Flag.						
	This bit is	set to 1 ur	der the followin	g circums	tances:			
	• An ADD,	ADDC, or	SUBB instructi	on causes	a sign-ch	ange overflo	W.	
	<ul> <li>A INUL Instruction results in an overflow (result is greater than 255).</li> <li>A DIV instruction equation a divide by zero condition.</li> </ul>							
	The OV bit is cleared to 0 by the ADD_ADDC_SUBB_MUL and DIV instructions in all other							
	Cases.							
Bit1:	F1: User Flag 1.							
	This is a b	it-address	able, general pu	urpose flag	g for use u	nder softwar	e control.	
Bit0:	PARITY: P	Parity Flag		alat la tra tra	4 h		l - l	
i his bit is set to 1 if the sum of the eight bits in the accumulator is odd and cleared if the sum								
	13 6 4 6 11.							

## Figure 13.16. PSW: Program Status Word



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
EDMA0	ES1	ECAN0	EADC2	EWADC2	ET4	EADC1	ET3	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-	
							SFR Address:	0xE7	
							SFR Page:	All Pages	
D'17									
Bit7:	EDMAU: Ena	able DIVIAU	Interrupt.						
	I his bit sets the masking of the DMA0 Interrupt.								
		MA0 interru	ipi. nt						
Bit6.	ES1: Enable	IIART1 Int	pr. errunt						
Dito.	This hit sets	the maskin	a of the UA	RT1 Interru	ot				
	0: Disable U	ART1 interr	upt.		51.				
	1: Enable U/	ART1 interr	upt.						
Bit5:	ECAN0: Ena	ble CAN C	ontroller In	terrupt.					
	This bit sets	the maskin	g of the CA	N Controlle	Interrupt.				
	0: Disable C	AN Control	er Interrup	t.					
	1: Enable int	errupt requ	ests genera	ated by the (	CAN Contro	oller.			
Bit4:	EADC2: Ena	ble ADC2 I	End Of Cor	version Inte	rrupt.				
	This bit sets	the maskin	g of the AD	C2 End of C	conversion	interrupt.			
	0: Disable Al	DC2 End of	Conversio	n interrupt.			• • •		
D'10	1: Enable int	errupt requ	ests gener	ated by the A	ADC2 End	of Conversi	on Interrupt.		
Bit3:	EVVADC2: E	hable wind		rison ADC1	Interrupt.	4.0.000			
	0: Disable Al	the maskin	g of ADC2	con Interrup	npanson in •	iterrupt.			
	1. Enable Int		ests dener	son interrup	1. 12 Window	Compariso	ne		
Bit2.	FT4: Enable	Timer 4 Int	esis yener			Companso	15.		
	This bit sets	the maskin	a of the Tir	ner 4 interru	ot.				
	0: Disable Ti	mer 4 inter	upt.						
	1: Enable int	errupt requ	ests gener	ated by the 1	F4 flag.				
Bit1:	EADC1: Ena	ble ADC1 I	End of Con	version Inter	rupt.				
	This bit sets	the maskin	g of the AD	C1 End of C	conversion	Interrupt.			
	0: Disable A	DC1 Conve	rsion Interr	upt.					
	1: Enable int	errupt requ	ests genera	ated by the A	ADC1 Conv	version Inter	rrupt.		
Bit0:	ET3: Enable	Timer 3 Int	errupt.						
	This bit sets	the maskin	g of the Tir	ner 3 interru	ot.				
	U: Disable al	I Timer 3 in	terrupts.						
	i. Enable Int	errupt requ	ests genera	aled by the	гз пад.				

## Figure 13.22. EIE2: Extended Interrupt Enable 2



## 13.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 13.25 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Digital peripherals, such as timers or serial buses, draw little power whenever they are not in use. Turning off the oscillator saves even more power, but requires a reset to restart the MCU.

### 13.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 14.7 for more information on the use and configuration of the WDT.

Note: Any instruction which sets the IDLE bit should be immediately followed by an instruction which has two or more opcode bytes. For example:

```
// in `C':
PCON |= 0x01; // Set IDLE bit
PCON = PCON; // ... Followed by a 3-cycle Dummy Instruction
; in assembly:
ORL PCON, #01h ; Set IDLE bit
MOV PCON, PCON ; ... Followed by a 3-cycle Dummy Instruction
```

If the instruction following the write to the IDLE bit is a single-byte instruction and an interrupt occurs during the execution of the instruction of the instruction which sets the IDLE bit, the CPU may not wake from IDLE mode when a future interrupt occurs.



For a 3 MHz system clock, this provides an interval range of 0.021 ms to 349.5 ms. WDTCN.7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								xxxxx111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address SFR Page	: 0xFF : All Pages
Bits7-0:	WDT Contro	Ι.						
	Writing 0xA5 both enables and reloads the WDT.							
	Writing 0xDE	E followed v	vithin 4 syst	em clocks b	y 0xAD dis	ables the V	VDT.	
	Writing 0xFF	locks out t	he disable f	eature.	2			
Bit4:	Watchdog St	atus Bit (w	nen Read).					
	Reading the WDTCN.[4] bit indicates the Watchdog Timer Status.							
	0: WDT is in	active.			0			
	1: WDT is ac	ctive.						
Bits2-0:	Watchdog Ti	meout Inter	val Bits.					
	The WDTCN	I.[2:0] bits s	et the Watc	hdog Time	out Interval.	When writi	ng these bit	ts,
	WDTCN.7 m	ust be set	o 0.	-			-	

## Figure 14.3. WDTCN: Watchdog Timer Control Register



## 15. Oscillators

C8051F060/1/2/3/4/5/6/7 devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled, disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 15.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or a scaled version of the internal oscillator. The internal oscillator's electrical specifications are given in Table 15.1.



#### Figure 15.1. Oscillator Diagram

## 15.1. Programmable Internal Oscillator

All C8051F060/1/2/3/4/5/6/7 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICL register as defined by Figure 15.2.

OSCICL is factory calibrated to obtain a 24.5 MHz base frequency ( $f_{BASE}$ ).

Electrical specifications for the precision internal oscillator are given in Table 15.1. The programmed internal oscillator frequency must not exceed 25 MHz. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN.







Rev. 1.2

### 16.3.1. Summary of Flash Security Options

There are three Flash access methods supported on the C8051F060/1/2/3/4/5/6/7; 1) Accessing Flash through the JTAG debug interface, 2) Accessing Flash from firmware residing below the Flash Access Limit, and 3) Accessing Flash from firmware residing at or above the Flash Access Limit.

#### Accessing Flash through the JTAG debug interface:

- 1. The Read and Write/Erase Lock bytes (security bytes) provide security for Flash access through the JTAG interface.
- 2. Any unlocked page may be read from, written to, or erased.
- 3. Locked pages cannot be read from, written to, or erased.
- 4. Reading the security bytes is always permitted.
- 5. Locking additional pages by writing to the security bytes is always permitted.
- 6. If the page containing the security bytes is **unlocked**, it can be directly erased. **Doing so will reset the security bytes and unlock all pages of Flash.**
- 7. If the page containing the security bytes is **locked**, it cannot be directly erased. **To unlock the page containing the security bytes**, a full JTAG device erase is required. A full JTAG device erase will erase all Flash pages, including the page containing the security bytes and the security bytes themselves.
- 8. The Reserved Area cannot be read from, written to, or erased at any time.

#### Accessing Flash from firmware residing below the Flash Access Limit:

- 1. The Read and Write/Erase Lock bytes (security bytes) do not restrict Flash access from user firmware.
- 2. Any page of Flash except the page containing the security bytes may be read from, written to, or erased.
- 3. The page containing the security bytes cannot be erased. Unlocking pages of Flash can only be performed via the JTAG interface.
- 4. The page containing the security bytes may be read from or written to. Pages of Flash can be locked from JTAG access by writing to the security bytes.
- 5. The Reserved Area cannot be read from, written to, or erased at any time.

#### Accessing Flash from firmware residing at or above the Flash Access Limit:

- 1. The Read and Write/Erase Lock bytes (security bytes) do not restrict Flash access from user firmware.
- 2. Any page of Flash at or above the Flash Access Limit except the page containing the security bytes may be read from, written to, or erased.
- 3. Any page of Flash below the Flash Access Limit cannot be read from, written to, or erased.
- 4. Code branches to locations below the Flash Access Limit are permitted.
- 5. **The page containing the security bytes cannot be erased.** Unlocking pages of Flash can only be performed via the JTAG interface.
- 6. The page containing the security bytes may be read from or written to. Pages of Flash can be locked from JTAG access by writing to the security bytes.
- 7. The Reserved Area cannot be read from, written to, or erased at any time.



## 17.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of four steps:

- 1. Enable the EMIF on the High Ports (P7, P6, P5, and P4).
- 2. Configure the Output Modes of the port pins as either push-pull or open-drain (push-pull is most common).
- 3. Configure Port latches to "park" the EMIF pins in a dormant state (usually by setting them to logic '1').
- 4. Select Multiplexed mode or Non-multiplexed mode.
- 5. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).
- 6. Set up timing to interface with off-chip memory or peripherals.

Each of these four steps is explained in detail in the following sections. The Port enable bit, Multiplexed mode selection, and Mode bits are located in the EMI0CF register shown in Figure 17.2.

## 17.3. Port Selection and Configuration

When enabled, the External Memory Interface appears on Ports 7, 6, 5, and 4 in non-multiplexed mode, or Ports 7, 6, and 4 in multiplexed mode.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches. See Section "18. Port Input/Output" on page 203 for more information about the Port operation and configuration. The Port latches should be explicitly configured to 'park' the External Memory Interface pins in a dormant state when not in use, most commonly by setting them to a logic 1.

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. See Section "18. Port Input/Output" on page 203 for more information about Port output mode configuration.



188



Figure 21.2. Multiple-Master Mode Connection Diagram

#### Figure 21.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram



Figure 21.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram





## 21.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

R	R/W	R/W	R/W	R	R	R	R	Reset Value	
SPIBSY	MSTEN	CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-	
							SFR Address SFR Page	: 0x9A : 0	
Bit 7:	SPIBSY: SP	I Busy (read	d only).		_				
Bit 6:	<ul><li>This bit is set to logic 1 when a SPI transfer is in progress (Master or slave Mode).</li><li>MSTEN: Master Mode Enable.</li><li>0: Disable master mode. Operate in slave mode.</li></ul>								
Bit 5:	CKPHA: SPI	IO Clock Ph rols the SPI	ase. 0 clock pha	s a master. ase.					
Bit 4:	0: Data centered on first edge of SCK period. <sup>†</sup> 1: Data centered on second edge of SCK period. <sup>†</sup> CKPOL: SPI0 Clock Polarity. This bit controls the SPI0 clock polarity. 0: SCK line low in idle state.								
Bit 3:	SLVSEL: Sla This bit is se is cleared to	ave Selected t to logic 1 v logic 0 whe	d Flag (read whenever then NSS is h	d only). ne NSS pin igh (slave n	is low indication of selected	ating SPI0 is ). This bit do	s the selecte bes not indic	d slave. It ate the	
Bit 2:	NSSIN: NSS This bit mimi	Is value at the line at the li	eous Pin Inp antaneous v	out (read on value that is	ly). present on	the NSS po	ort pin at the	time that	
Bit 1:	The register is read. This input is not de-glitched. SRMT: Shift Register Empty (Valid in Slave Mode, read only). This bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from the transmit buffer or by a transition on SCK.								
Bit 0:	RXBMT: Rec This bit will to information. this bit will re NOTE: RXB	ceive Buffer be set to log If there is no eturn to logi MT = 1 whe	Empty (Va jic 1 when t ew informat c 0. en in Master	lid in Slave he receive l ion availabl r Mode.	Mode, read ouffer has b e in the rece	l only). een read al eive buffer t	nd contains r hat has not b	no new been read,	
<sup>†</sup> In slave r sampled o device. Se	<sup>†</sup> In slave mode, data on MOSI is sampled in the center of each data bit. In master mode, data on MISO is sampled one SYSCLK before the end of each data bit, to provide maximum settling time for the slave device. See Table 21.1 for timing parameters.								

Figure 21.8.	SPI0CFG:	SPI0	Configuration	Register
1 19410 2110	01 1001 0.	01.10	ooningaradion	riogioloi



### 24.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

### 24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 or Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from 0xFF to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.



Figure 24.2. T0 Mode 2 Block Diagram



## 25.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate pulse width modulated (PWM) outputs on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA0 counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA0 counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be high. When the count value in PCA0L overflows, the CEXn output will be low (see Figure 25.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the counter/timer's high byte (PCA0H) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 25.2.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

#### Equation 25.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$ 



### Figure 25.8. PCA 8-Bit PWM Mode Diagram



## 26.3. Debug Support

Each MCU has on-chip JTAG and debug logic that provides non-intrusive, full speed, in-circuit debug support using the production part installed in the end application, via the four pin JTAG I/F. Silicon Labs' debug system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain synchronized) while debugging. The Watch-dog Timer (WDT) is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F060DK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with each MCU in the C8051F06x family. Each kit includes development software for the PC, a Serial Adapter (for connection to JTAG) and a target application board with a C8051F060 installed. Serial cables and wall-mount power supply are also included.

