



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.



### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, Microwire, Memory Card, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, Motor Control PWM, POR, PWM, WDT
Number of I/O	165
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 8x12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1776fbd208-551">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1776fbd208-551</a>

## 6. Pinning information

### 6.1 Pinning



**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and [Table 7](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P0[8]	160	A15	C12	111	<sup>[4]</sup>	I; IA	I/O	<b>P0[8]</b> — General purpose digital input/output pin.
							I/O	<b>I2S_TX_WS</b> — I <sup>2</sup> S Transmit word select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I <sup>2</sup> S-bus specification.
							I/O	<b>SSP1_MISO</b> — Master In Slave Out for SSP1.
							O	<b>T2_MAT2</b> — Match output for Timer 2, channel 2.
							I	<b>RTC_EV1</b> — Event input 1 to Event Monitor/Recorder.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							O	<b>LCD_VD[16]</b> — LCD data.
P0[9]	158	C14	A13	109	<sup>[4]</sup>	I; IA	I/O	<b>P0[9]</b> — General purpose digital input/output pin.
							I/O	<b>I2S_TX_SDA</b> — I <sup>2</sup> S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I <sup>2</sup> S-bus specification.
							I/O	<b>SSP1_MOSI</b> — Master Out Slave In for SSP1.
							O	<b>T2_MAT3</b> — Match output for Timer 2, channel 3.
							I	<b>RTC_EV2</b> — Event input 2 to Event Monitor/Recorder.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							O	<b>LCD_VD[17]</b> — LCD data.
P0[10]	98	T15	L10	69	<sup>[3]</sup>	I; PU	I/O	<b>P0[10]</b> — General purpose digital input/output pin.
							O	<b>U2_TXD</b> — Transmitter output for UART2.
							I/O	<b>I2C2_SDA</b> — I <sup>2</sup> C2 data input/output (this pin does not use a specialized I2C pad).
							O	<b>T3_MAT0</b> — Match output for Timer 3, channel 0.
P0[11]	100	R14	P12	70	<sup>[3]</sup>	I; PU	I/O	<b>P0[11]</b> — General purpose digital input/output pin.
							I	<b>U2_RXD</b> — Receiver input for UART2.
							I/O	<b>I2C2_SCL</b> — I <sup>2</sup> C2 clock input/output (this pin does not use a specialized I2C pad).
							O	<b>T3_MAT1</b> — Match output for Timer 3, channel 1.
P0[12]	41	R1	J4	29	<sup>[5]</sup>	I; PU	I/O	<b>P0[12]</b> — General purpose digital input/output pin.
							O	<b>USB_PPWR2</b> — Port Power enable signal for USB port 2.
							I/O	<b>SSP1_MISO</b> — Master In Slave Out for SSP1.
							I	<b>ADC0_IN[6]</b> — A/D converter 0, input 6. When configured as an ADC input, the digital function of the pin must be disabled.

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and [Table 7](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P2[1]	152	E14	C14	106	[3]	I; PU	I/O	<b>P2[1]</b> — General purpose digital input/output pin.
							O	<b>PWM1[2]</b> — Pulse Width Modulator 1, channel 2 output.
							I	<b>U1_RXD</b> — Receiver input for UART1.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							O	<b>LCD_LE</b> — Line end signal.
P2[2]	150	D15	E11	105	[3]	I; PU	I/O	<b>P2[2]</b> — General purpose digital input/output pin.
							O	<b>PWM1[3]</b> — Pulse Width Modulator 1, channel 3 output.
							I	<b>U1_CTS</b> — Clear to Send input for UART1.
							O	<b>T2_MAT3</b> — Match output for Timer 2, channel 3.
							-	<b>R</b> — Function reserved.
							O	<b>TRACEDATA[3]</b> — Trace data, bit 3.
							-	<b>R</b> — Function reserved.
							O	<b>LCD_DCLK</b> — LCD panel clock.
P2[3]	144	E16	E13	100	[3]	I; PU	I/O	<b>P2[3]</b> — General purpose digital input/output pin.
							O	<b>PWM1[4]</b> — Pulse Width Modulator 1, channel 4 output.
							I	<b>U1_DCD</b> — Data Carrier Detect input for UART1.
							O	<b>T2_MAT2</b> — Match output for Timer 2, channel 2.
							-	<b>R</b> — Function reserved.
							O	<b>TRACEDATA[2]</b> — Trace data, bit 2.
							-	<b>R</b> — Function reserved.
							O	<b>LCD_FP</b> — Frame pulse (STN). Vertical synchronization pulse (TFT).
P2[4]	142	D17	E14	99	[3]	I; PU	I/O	<b>P2[4]</b> — General purpose digital input/output pin.
							O	<b>PWM1[5]</b> — Pulse Width Modulator 1, channel 5 output.
							I	<b>U1_DSR</b> — Data Set Ready input for UART1.
							O	<b>T2_MAT1</b> — Match output for Timer 2, channel 1.
							-	<b>R</b> — Function reserved.
							O	<b>TRACEDATA[1]</b> — Trace data, bit 1.
							-	<b>R</b> — Function reserved.
							O	<b>LCD_ENAB_M</b> — STN AC bias drive or TFT data enable output.

**Table 3. Pin description ...continued**

Not all functions are available on all parts. See [Table 2](#) (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and [Table 7](#) (EMC pins).

Symbol	Pin LQFP208	Ball TFBGA208	Ball TFBGA180	Pin LQFP144		Reset state <sup>[1]</sup>	Type <sup>[2]</sup>	Description
P5[3]	141	G14	G10	98		I	I/O	<b>P5[3]</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I	<b>U4_RXD</b> — Receiver input for USART4.
I/O	<b>I2C0_SCL</b> — I <sup>2</sup> C0 clock input/output (this pin uses a specialized I <sup>2</sup> C pad that supports I <sup>2</sup> C Fast Mode Plus).							
P5[4]	206	C3	C4	143	[3]	I; PU	I/O	<b>P5[4]</b> — General purpose digital input/output pin.
							O	<b>U0_OE</b> — RS-485/EIA-485 output enable signal for UART0.
							-	R — Function reserved.
							O	<b>T3_MAT3</b> — Match output for Timer 3, channel 3.
O	<b>U4_TXD</b> — Transmitter output for USART4 (input/output in smart card mode).							
JTAG_TDO (SWO)	2	D3	B1	1	[3]	O	O	Test Data Out for JTAG interface. Also used as Serial wire trace output.
JTAG_TDI	4	C2	C3	3	[3]	I; PU	I	Test Data In for JTAG interface.
JTAG_TMS (SWDIO)	6	E3	C2	4	[3]	I; PU	I	Test Mode Select for JTAG interface. Also used as Serial wire debug data input/output.
JTAG_TRST	8	D1	D4	5	[3]	I; PU	I	Test Reset for JTAG interface.
JTAG_TCK (SWDCLK)	10	E2	D2	7	[3]	i	I	Test Clock for JTAG interface. This clock must be slower than 1/6 of the CPU clock (CCLK) for the JTAG interface to operate. Also used as serial wire clock.
RESET	35	M2	J1	24	[12]	I; PU	I	External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level selects the ARM SWD debug mode.
RSTOUT	29	K3	H2	20	[3]	OH	O	Reset status output. A LOW output on this pin indicates that the device is in the reset state for any reason. This reflects the RESET input pin and all internal reset sources.
RTC_ALARM	37	N1	H5	26	[13]	OL	O	RTC controlled output. This pin has a low drive strength and is powered by VBAT. It is driven HIGH when an RTC alarm is generated.
RTCX1	34	K2	J2	23	[14] [15]	-	I	Input to the RTC 32 kHz ultra-low power oscillator circuit.
RTCX2	36	L2	J3	25	[14] [15]	-	O	Output from the RTC 32 kHz ultra-low power oscillator circuit.
USB_D-2	52	U1	N2	37	[9]	-	I/O	USB port 2 bidirectional D- line.

Two match registers can be used to provide a single edge controlled PWM output. One match register (PWMMR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an PWMMR0 match occurs.

Three match registers can be used to provide a PWM output with both edges controlled. Again, the PWMMR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs.

With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

### 7.26.1 Features

- LPC178x/7x has two PWM blocks with Counter or Timer operation (may use the peripheral clock or one of the capture inputs as the clock source).
- Seven match registers allow up to 6 single edge controlled or 3 double edge controlled PWM outputs, or a mix of both types. The match registers also allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Supports single edge controlled and/or double edge controlled PWM outputs. Single edge controlled PWM outputs all go high at the beginning of each cycle unless the output is a constant low. Double edge controlled PWM outputs can have either edge occur at any position within a cycle. This allows for both positive going and negative going pulses.
- Pulse period and width can be any number of timer counts. This allows complete flexibility in the trade-off between resolution and repetition rate. All PWM outputs will occur at the same repetition rate.
- Double edge controlled PWM outputs can be programmed to be either positive going or negative going pulses.
- Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must 'release' new match values before they can become effective.
- May be used as a standard 32-bit timer/counter with a programmable 32-bit prescaler if the PWM mode is not enabled.

### 7.27 Motor control PWM

The LPC178x/7x contain one motor control PWM.

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input is also provided that causes the

In Sleep mode, execution of instructions is suspended until either a Reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

The DMA controller can continue to work in Sleep mode and has access to the peripheral RAMs and all peripheral registers. The flash memory and the main SRAM are not available in Sleep mode, they are disabled in order to save power.

Wake-up from Sleep mode will occur whenever any enabled interrupt occurs.

#### 7.33.4.2 Deep-sleep mode

In Deep-sleep mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Deep-sleep mode and the logic levels of chip pins remain static. The output of the IRC is disabled but the IRC is not powered down to allow fast wake-up. The RTC oscillator is not stopped because the RTC interrupts may be used as the wake-up source. The PLL is automatically turned off and disconnected. The clock divider registers are automatically reset to zero.

The Deep-sleep mode can be terminated and normal operation resumed by either a Reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Deep-sleep mode reduces chip power consumption to a very low value. Power to the flash memory is left on in Deep-sleep mode, allowing a very quick wake-up.

Wake-up from Deep-sleep mode can be initiated by the NMI, External Interrupts  $\overline{\text{EINT0}}$  through  $\overline{\text{EINT3}}$ , GPIO interrupts, the Ethernet Wake-on-LAN interrupt, Brownout Detect, an RTC Alarm interrupt, a USB input pin transition (USB activity interrupt), a CAN input pin transition, or a Watchdog Timer time-out, when the related interrupt is enabled. Wake-up will occur whenever any enabled interrupt occurs.

On wake-up from Deep-sleep mode, the code execution and peripherals activities will resume after four cycles expire if the IRC was used before entering Deep-sleep mode. If the main external oscillator was used, the code execution will resume when 4096 cycles expire. PLL and clock dividers need to be reconfigured accordingly.

#### 7.33.4.3 Power-down mode

Power-down mode does everything that Deep-sleep mode does but also turns off the power to the IRC oscillator and the flash memory. This saves more power but requires waiting for resumption of flash operation before execution of code or data access in the flash memory can be accomplished.

When the chip enters Power-down mode, the IRC, the main oscillator, and all clocks are stopped. The RTC remains running if it has been enabled and RTC interrupts may be used to wake up the CPU. The flash is forced into Power-down mode. The PLLs are automatically turned off and the clock selection multiplexers are set to use the system clock sysclk (the reset state). The clock divider control registers are automatically reset to zero. If the Watchdog timer is running, it will continue running in Power-down mode.

On the wake-up of Power-down mode, if the IRC was used before entering Power-down mode, it will take IRC 60  $\mu$ s to start-up. After this, four IRC cycles will expire before the code execution can then be resumed if the code was running from SRAM. In the meantime, the flash wake-up timer then counts 12 MHz IRC clock cycles to make the 100  $\mu$ s flash start-up time. When it times out, access to the flash will be allowed. Users need to reconfigure the PLL and clock dividers accordingly.

#### 7.33.4.4 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip with the exception of the RTC module and the  $\overline{\text{RESET}}$  pin.

To optimize power conservation, the user has the additional option of turning off or retaining power to the 32 kHz oscillator. It is also possible to use external circuitry to turn off power to the on-chip regulator via the  $V_{\text{DD(REG)(3V3)}}$  pins and/or the I/O power via the  $V_{\text{DD(3V3)}}$  pins after entering Deep Power-down mode. Power must be restored before device operation can be restarted.

The LPC178x/7x can wake up from Deep power-down mode via the  $\overline{\text{RESET}}$  pin or an alarm match event of the RTC.

#### 7.33.4.5 Wake-up Interrupt Controller (WIC)

The WIC allows the CPU to automatically wake up from any enabled priority interrupt that can occur while the clocks are stopped in Deep-sleep, Power-down, and Deep power-down modes.

The WIC works in connection with the Nested Vectored Interrupt Controller (NVIC). When the CPU enters Deep-sleep, Power-down, or Deep power-down mode, the NVIC sends a mask of the current interrupt situation to the WIC. This mask includes all of the interrupts that are both enabled and of sufficient priority to be serviced immediately. With this information, the WIC simply notices when one of the interrupts has occurred and then it wakes up the CPU.

The WIC eliminates the need to periodically wake up the CPU and poll the interrupts resulting in additional power savings.

#### 7.33.5 Peripheral power control

A power control for peripherals feature allows individual peripherals to be turned off if they are not needed in the application, resulting in additional power savings.

#### 7.33.6 Power domains

The LPC178x/7x provide two independent power domains that allow the bulk of the device to have power removed while maintaining operation of the RTC and the backup registers.

On the LPC178x/7x, I/O pads are powered by  $V_{\text{DD(3V3)}}$ , while  $V_{\text{DD(REG)(3V3)}}$  powers the on-chip voltage regulator which in turn provides power to the CPU and most of the peripherals.

Depending on the LPC178x/7x application, a design can use two power options to manage power consumption.

## 10.2 Peripheral power consumption

The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the PCONP register. All other blocks are disabled and no code is executed. Measured on a typical sample at  $T_{amb} = 25\text{ °C}$ . The peripheral clock was set to  $PCLK = CCLK/4$  with  $CCLK = 12\text{ MHz}$ ,  $48\text{ MHz}$ , and  $120\text{ MHz}$ .

The combined current of several peripherals running at the same time can be less than the sum of each individual peripheral current measured separately.

**Table 14. Power consumption for individual analog and digital blocks**

$T_{amb} = 25\text{ °C}$ ;  $V_{DD(REG)(3V3)} = V_{DD(3V3)} = V_{DDA} = 3.3\text{ V}$ ;  $PCLK = CCLK/4$ .

Peripheral	Conditions	Typical supply current in mA		
		12 MHz <sup>[1]</sup>	48 MHz <sup>[1]</sup>	120 MHz <sup>[2]</sup>
Timer0	-	0.01	0.06	0.15
Timer1	-	0.02	0.07	0.16
Timer2	-	0.02	0.07	0.17
Timer3	-	0.01	0.07	0.16
Timer0 + Timer1 + Timer2 + Timer3	-	0.07	0.28	0.67
UART0	-	0.05	0.19	0.45
UART1	-	0.06	0.24	0.56
UART2	-	0.05	0.2	0.47
UART3	-	0.06	0.23	0.56
USART4	-	0.07	0.27	0.66
UART0 + UART1 + UART2 + UART3 + USART4	-	0.29	1.13	2.74
PWM0 + PWM1	-	0.08	0.31	0.75
Motor control PWM	-	0.04	0.15	0.36
I2C0	-	0.01	0.03	0.08
I2C1	-	0.01	0.03	0.1
I2C2	-	0.01	0.03	0.08
I2C0 + I2C1 + I2C2	-	0.02	0.1	0.26
SSP0	-	0.03	0.1	0.26
SSP1	-	0.02	0.11	0.27
DAC	-	0.3	0.31	0.33
ADC (12 MHz clock)	-	1.51	1.61	1.7
CAN1	-	0.11	0.44	1.08
CAN2	-	0.1	0.4	0.98
CAN1 + CAN2	-	0.15	0.59	1.44
DMA	PCLK = CCLK	1.1	4.27	10.27
QEI	-	0.02	0.11	0.28
GPIO	-	0.4	1.72	4.16
LCD	-	0.99	3.84	9.25
I2S	-	0.04	0.18	0.46




Fig 17. External static memory read/write access (PB = 1)




Fig 18. External static memory burst read cycle

**Table 20. Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01**

$C_L = 10 \text{ pF}$ ,  $T_{amb} = -40 \text{ }^\circ\text{C}$  to  $85 \text{ }^\circ\text{C}$ ,  $V_{DD(3V3)} = 3.0 \text{ V}$  to  $3.6 \text{ V}$ . Values guaranteed by design.  $t_{cmdly}$  is programmable delay value for EMC command outputs in command delayed mode;  $t_{fdbly}$  is programmable delay value for the feedback clock that controls input data sampling;  $t_{clk0dly}$  is programmable delay value for the EMC\_CLKOUT0 output;  $t_{clk1dly}$  is programmable delay value for the EMC\_CLKOUT1 output.

Symbol	Parameter		Min	Typ	Max	Unit
<b>For RD = 1 <math>t_{clk0dly} = 0</math> and <math>t_{clk1dly} = 0</math></b>						
<b>Common to read and write cycles</b>						
$T_{cy(clk)}$	clock cycle time	[1]	12.5	-	-	ns
$t_{d(SV)}$	chip select valid delay time		-	$t_{cmdly} + 4.1$	$t_{cmdly} + 6.0$	ns
$t_{h(S)}$	chip select hold time		$t_{cmdly} + 1.0$	$t_{cmdly} + 1.6$	-	ns
$t_{d(RASV)}$	row address strobe valid delay time		-	$t_{cmdly} + 4.1$	$t_{cmdly} + 6.0$	ns
$t_{h(RAS)}$	row address strobe hold time		$t_{cmdly} + 1.1$	$t_{cmdly} + 1.7$	-	ns
$t_{d(CASV)}$	column address strobe valid delay time		-	$t_{cmdly} + 4.1$	$t_{cmdly} + 6.1$	ns
$t_{h(CAS)}$	column address strobe hold time		$t_{cmdly} + 1.2$	$t_{cmdly} + 1.8$	-	ns
$t_{d(WV)}$	write valid delay time		-	$t_{cmdly} + 4.8$	$t_{cmdly} + 7.1$	ns
$t_{h(W)}$	write hold time		$t_{cmdly} + 1.6$	$t_{cmdly} + 2.3$	-	ns
$t_{d(AV)}$	address valid delay time		-	$t_{cmdly} + 4.9$	$t_{cmdly} + 7.3$	ns
$t_{h(A)}$	address hold time		$t_{cmdly} + 1.0$	$t_{cmdly} + 1.6$	-	ns
<b>Read cycle parameters</b>						
$t_{su(D)}$	data input set-up time		$7.1 - t_{fdbly}$	$4.8 - t_{fdbly}$	-	ns
$t_{h(D)}$	data input hold time		$-1.9 + t_{fdbly}$	$-2.5 + t_{fdbly}$	-	ns
<b>Write cycle parameters</b>						
$t_{d(QV)}$	data output valid delay time		-	$t_{cmdly} + 4.9$	$t_{cmdly} + 7.3$	ns
$t_{h(Q)}$	data output hold time		$t_{cmdly} + 0.2$	$t_{cmdly} + 0.5$	-	ns

[1] Refers to SDRAM clock signal EMC\_CLKOUTn where n = 0 and 1.




Fig 23. I<sup>2</sup>C-bus pins clock timing

### 11.8 I<sup>2</sup>S-bus interface

Table 28. Dynamic characteristics: I<sup>2</sup>S-bus interface pins

$C_L = 10\text{ pF}$ ,  $T_{amb} = -40\text{ }^\circ\text{C}$  to  $85\text{ }^\circ\text{C}$ ,  $V_{DD(3V3)} = 3.0\text{ V}$  to  $3.6\text{ V}$ . Values guaranteed by design.

Symbol	Parameter	Conditions		Min	Max	Unit
<b>common to input and output</b>						
$t_r$	rise time		[1]	-	6.7	ns
$t_f$	fall time		[1]	-	8.0	ns
$t_{WH}$	pulse width HIGH	on pins I2S_TX_SCK and I2S_RX_SCK	[1]	25	-	-
$t_{WL}$	pulse width LOW	on pins I2S_TX_SCK and I2S_RX_SCK	[1]	-	25	ns
<b>output</b>						
$t_{V(Q)}$	data output valid time	on pin I2S_TX_SDA;	[1]	-	6	ns
<b>input</b>						
$t_{su(D)}$	data input set-up time	on pin I2S_RX_SDA	[1]	5	-	ns
$t_{h(D)}$	data input hold time	on pin I2S_RX_SDA	[1]	2	-	ns

[1] CCLK = 100 MHz; peripheral clock to the I<sup>2</sup>S-bus interface PCLK = CCLK / 4. I<sup>2</sup>S clock cycle time  $T_{cy(ck)}$  = 1600 ns, corresponds to the SCK signal in the I<sup>2</sup>S-bus specification.

## 12. ADC electrical characteristics

**Table 31. 12-bit ADC characteristics**

$V_{DDA} = 2.7\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$  unless otherwise specified.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IA}$	analog input voltage		0	-	$V_{DDA}$	V
<b>12-bit resolution</b>						
$E_D$	differential linearity error		[2][3][4]	-	$\pm 1$	LSB
$E_{L(adj)}$	integral non-linearity		[2][5]	-	$\pm 6$	LSB
$E_O$	offset error		[2][6]	-	$\pm 5$	LSB
$E_G$	gain error		[2][7]	-	$\pm 5$	LSB
$E_T$	absolute error		[2][8]	-	$< \pm 8$	LSB
$f_{clk(ADC)}$	ADC clock frequency		-	-	12.4	MHz
$f_{c(ADC)}$	ADC conversion frequency	single conversion mode	-	-	400	kSamples/s
		burst mode	-	-	375	kSamples/s
$C_{ia}$	analog input capacitance		-	-	5	pF
$R_{vsi}$	voltage source interface resistance		[9]	-	1	k $\Omega$
<b>8-bit resolution<sup>[10]</sup></b>						
$E_D$	differential linearity error		[2][3][4]	$\pm 1$	-	LSB
$E_{L(adj)}$	integral non-linearity		[2][5]	$\pm 1$	-	LSB
$E_O$	offset error		[2][6]	$\pm 1$	-	LSB
$E_G$	gain error		[2][7]	$\pm 1$	-	LSB
$E_T$	absolute error		[2][8]	-	$< \pm 1.5$	LSB
$f_{clk(ADC)}$	ADC clock frequency		-	-	36	MHz
$f_{c(ADC)}$	ADC conversion frequency		-	-	1.16	Msamples/s
$C_{ia}$	analog input capacitance		-	-	5	pF
$R_{vsi}$	voltage source interface resistance		[9]	-	1	k $\Omega$


[1]  $V_{DDA}$  and  $V_{REFP}$  should be tied to  $V_{DD(3V3)}$  if the ADC and DAC are not used.


[2] Conditions:  $V_{SSA} = 0\text{ V}$ ,  $V_{DDA} = 3.3\text{ V}$ .

[3] The ADC is monotonic, there are no missing codes.

[4] The differential linearity error ( $E_D$ ) is the difference between the actual step width and the ideal step width. See [Figure 28](#).

[5] The integral non-linearity ( $E_{L(adj)}$ ) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See [Figure 28](#).





**Table 32. ADC interface components**

Component	Range	Description
$R_{cmp}$	90 $\Omega$ to 300 $\Omega$	Switch-on resistance for the comparator input switch. Varies with temperature, input voltage, and process.
$R_{sw}$	500 $\Omega$ to 2 k $\Omega$	Switch-on resistance for channel selection switch. Varies with temperature, input voltage, and process.
C1	110 fF	Parasitic capacitance from the ADC block level.
C2	80 fF	Parasitic capacitance from the ADC block level.
C3	1.6 pF	Sampling capacitor.

### 13. DAC electrical characteristics

**Table 33. 10-bit DAC electrical characteristics**

$V_{DDA} = 2.7\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit
$E_D$	differential linearity error	-	$\pm 1$	-	LSB
$E_{L(adj)}$	integral non-linearity	-	$\pm 1.5$	-	LSB
$E_O$	offset error	-	0.6	-	%
$E_G$	gain error	-	0.6	-	%
$C_L$	load capacitance	-	-	200	pF
$R_L$	load resistance	1	-	-	k $\Omega$

## 14. Application information

### 14.1 Suggested USB interface solutions

**Remark:** The USB controller is available as a device/Host/OTG controller on parts LPC1788/87/86/85 and LPC1778/77/76 and as device-only controller on parts LPC1774.




Fig 30. USB interface on a self-powered device






Fig 31. USB interface on a bus-powered device



### 14.5 Reset pin configuration



### 14.6 Reset pin configuration for RTC operation

Under certain circumstances, the RTC may temporarily pause and lose fractions of a second during the rising and falling edges of the RESET signal.

TFBGA208: plastic thin fine-pitch ball grid array package; 208 balls; body 15 x 15 x 0.7 mm

SOT950-1




Fig 42. TFBGA208 package




Fig 47. Reflow soldering of the LQFP144 package

## 19. Revision history

Table 37. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC178X_7X v.5.5	20160426	Product data sheet	-	LPC178X_7X v.5.4
Modifications:	<ul style="list-style-type: none"> <li>Updated Table 29 “Dynamic characteristics: LCD”: <math>t_{d(QV)}</math> max value is 9 ns for accuracy; was 12 ns.</li> </ul>			
LPC178X_7X v.5.4	20160321	Product data sheet	CIN 201603016I	LPC178X_7X v.5.3
Modifications:	<ul style="list-style-type: none"> <li>Added Table 18 “Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 00” for 10 pF load.</li> <li>Updated Table 19 “Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 00” for 30 pF load.</li> <li>Added Table 20 “Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01” for 10 pF load.</li> <li>Updated Table 21 “Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01” for 30 pF load.</li> <li>Updated Table 22 “Dynamic characteristics: Dynamic external memory interface programmable clock delays (CMDDLY, FBCLKDLY, CLKOUT0DLY and CLKOUT1DLY)”.</li> <li>Updated Figure 19 “Dynamic external memory interface signal timing”.</li> </ul>			
LPC178X_7X v.5.3	20151015	Product data sheet	-	LPC178X_7X v.5.2
Modifications:	<ul style="list-style-type: none"> <li>Corrected max value of <math>t_{v(Q)}</math> (data output valid time) in SPI mode to <math>3 \cdot T_{cy(PCLK)} + 6.3</math> ns. Was: <math>3 \cdot T_{cy(PCLK)} + 2.5</math> ns. See Table 26 “Dynamic characteristics: SSP pins in SPI mode”.</li> </ul>			
LPC178X_7X v.5.2	20150814	Product data sheet	-	LPC178X_7X v.5.1
Modifications:	<ul style="list-style-type: none"> <li>Updated max value of <math>t_{v(Q)}</math> (data output valid time) in SPI mode to <math>3 \cdot T_{cy(PCLK)} + 2.5</math> ns. See Table 24 “Dynamic characteristics: SSP pins in SPI mode”.</li> <li>Added a column for GPIO pins and device order part number to the ordering options table. See Table 2 “LPC178x/7x ordering options”.</li> </ul>			
LPC178X_7X v.5.1	20140501	Product data sheet	-	LPC178X_7X v.5
Modifications:	<ul style="list-style-type: none"> <li>Updated parameter <math>t_{su(D)}</math> in Table 18 “Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 00”: Minimum value changed to <math>(FBCLKDLY + 1) \times 0.25 + 0.3</math>. Maximum value removed.</li> <li>Removed max value from parameter <math>t_{h(D)}</math> in Table 17.</li> <li>Removed min value from parameter <math>t_{deact}</math> in Table 17.</li> <li>Specified ADC conversion rate in burst mode in Table 29 “12-bit ADC characteristics”.</li> </ul>			

22. Contents

1	<b>General description</b> . . . . .	1	7.21	SSP serial I/O controller. . . . .	53
2	<b>Features and benefits</b> . . . . .	1	7.21.1	Features. . . . .	54
3	<b>Applications</b> . . . . .	4	7.22	I <sup>2</sup> C-bus serial I/O controllers . . . . .	54
4	<b>Ordering information</b> . . . . .	5	7.22.1	Features. . . . .	54
5	<b>Block diagram</b> . . . . .	7	7.23	I <sup>2</sup> S-bus serial I/O controllers . . . . .	55
6	<b>Pinning information</b> . . . . .	8	7.23.1	Features. . . . .	55
6.1	Pinning . . . . .	8	7.24	CAN controller and acceptance filters . . . . .	55
6.2	Pin description . . . . .	9	7.24.1	Features. . . . .	55
7	<b>Functional description</b> . . . . .	40	7.25	General purpose 32-bit timers/external event counters . . . . .	56
7.1	Architectural overview . . . . .	40	7.25.1	Features. . . . .	56
7.2	ARM Cortex-M3 processor . . . . .	41	7.26	Pulse Width Modulator (PWM). . . . .	56
7.3	On-chip flash program memory . . . . .	41	7.26.1	Features. . . . .	57
7.4	EEPROM . . . . .	41	7.27	Motor control PWM . . . . .	57
7.5	On-chip SRAM . . . . .	41	7.28	Quadrature Encoder Interface (QEI) . . . . .	58
7.6	Memory Protection Unit (MPU). . . . .	41	7.28.1	Features. . . . .	58
7.7	Memory map. . . . .	42	7.29	ARM Cortex-M3 system tick timer . . . . .	58
7.8	Nested Vectored Interrupt Controller (NVIC) . . . . .	44	7.30	Windowed WatchDog Timer (WWDT) . . . . .	59
7.8.1	Features . . . . .	44	7.30.1	Features. . . . .	59
7.8.2	Interrupt sources. . . . .	44	7.31	RTC and backup registers . . . . .	59
7.9	Pin connect block . . . . .	44	7.31.1	Features. . . . .	59
7.10	External memory controller. . . . .	44	7.32	Event monitor/recorder . . . . .	60
7.10.1	Features . . . . .	46	7.32.1	Features. . . . .	60
7.11	General purpose DMA controller . . . . .	46	7.33	Clocking and power control . . . . .	60
7.11.1	Features . . . . .	47	7.33.1	Crystal oscillators. . . . .	60
7.12	CRC engine . . . . .	47	7.33.1.1	Internal RC oscillator . . . . .	61
7.12.1	Features . . . . .	47	7.33.1.2	Main oscillator . . . . .	61
7.13	LCD controller. . . . .	48	7.33.1.3	RTC oscillator . . . . .	62
7.13.1	Features . . . . .	48	7.33.1.4	Watchdog oscillator . . . . .	62
7.14	Ethernet . . . . .	49	7.33.2	Main PLL (PLL0) and Alternate PLL (PLL1) . . . . .	62
7.14.1	Features . . . . .	49	7.33.3	Wake-up timer . . . . .	63
7.15	USB interface . . . . .	50	7.33.4	Power control. . . . .	63
7.15.1	USB device controller. . . . .	50	7.33.4.1	Sleep mode . . . . .	63
7.15.1.1	Features . . . . .	50	7.33.4.2	Deep-sleep mode. . . . .	64
7.15.2	USB host controller. . . . .	50	7.33.4.3	Power-down mode. . . . .	64
7.15.2.1	Features . . . . .	50	7.33.4.4	Deep power-down mode . . . . .	65
7.15.3	USB OTG controller . . . . .	51	7.33.4.5	Wake-up Interrupt Controller (WIC) . . . . .	65
7.15.3.1	Features . . . . .	51	7.33.5	Peripheral power control . . . . .	65
7.16	SD/MMC card interface . . . . .	51	7.33.6	Power domains . . . . .	65
7.16.1	Features . . . . .	51	7.34	System control . . . . .	67
7.17	Fast general purpose parallel I/O . . . . .	51	7.34.1	Reset . . . . .	67
7.17.1	Features . . . . .	52	7.34.2	Brownout detection . . . . .	67
7.18	12-bit ADC . . . . .	52	7.34.3	Code security (Code Read Protection - CRP) . . . . .	67
7.18.1	Features . . . . .	52	7.34.4	APB interface. . . . .	68
7.19	10-bit DAC . . . . .	52	7.34.5	AHB multilayer matrix . . . . .	68
7.19.1	Features . . . . .	53	7.34.6	External interrupt inputs . . . . .	68
7.20	UARTs. . . . .	53	7.34.7	Memory mapping control . . . . .	68
7.20.1	Features . . . . .	53	7.35	Debug control. . . . .	68

continued >>