



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	H8/300L
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI
Peripherals	LCD, PWM, WDT
Number of I/O	55
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/df38327hwv">https://www.e-xfl.com/product-detail/renesas-electronics-america/df38327hwv</a>

6.1.1	Block Diagram .....	145
6.2	H8/3827R PROM Mode .....	146
6.2.1	Setting to PROM Mode .....	146
6.2.2	Socket Adapter Pin Arrangement and Memory Map .....	146
6.3	H8/3827R Programming .....	149
6.3.1	Writing and Verifying .....	149
6.3.2	Programming Precautions .....	154
6.4	Reliability of Programmed Data .....	155
6.5	Flash Memory Overview .....	156
6.5.1	Features .....	156
6.5.2	Block Diagram .....	157
6.5.3	Block Configuration .....	157
6.5.4	Register Configuration .....	159
6.6	Descriptions of Registers of the Flash Memory .....	160
6.6.1	Flash Memory Control Register 1 (FLMCR1) .....	160
6.6.2	Flash Memory Control Register 2 (FLMCR2) .....	162
6.6.3	Erase Block Register (EBR) .....	163
6.6.4	Flash Memory Power Control Register (FLPWCR) .....	164
6.6.5	Flash Memory Enable Register (FENR) .....	165
6.7	On-Board Programming Modes .....	166
6.7.1	Boot Mode .....	166
6.7.2	Programming/Erasing in User Program Mode .....	169
6.8	Flash Memory Programming/Erasing .....	169
6.8.1	Program/Program-Verify .....	170
6.8.2	Erase/Erase-Verify .....	173
6.8.3	Interrupt Handling when Programming/Erasing Flash Memory .....	173
6.9	Program/Erase Protection .....	175
6.9.1	Hardware Protection .....	175
6.9.2	Software Protection .....	175
6.9.3	Error Protection .....	175
6.10	Programmer Mode .....	176
6.10.1	Socket Adapter .....	176
6.10.2	Programmer Mode Commands .....	176
6.10.3	Memory Read Mode .....	179
6.10.4	Auto-Program Mode .....	182
6.10.5	Auto-Erase Mode .....	184
6.10.6	Status Read Mode .....	185
6.10.7	Status Polling .....	187
6.10.8	Programmer Mode Transition Time .....	188
6.10.9	Notes on Memory Programming .....	188

Figure 2.17	Data Size and Number of States for Access to and from On-Chip Peripheral Modules .....	75
Figure 2.18	Timer Configuration Example .....	76

### **Section 3 Exception Handling**

Figure 3.1	Reset Sequence .....	84
Figure 3.2	Block Diagram of Interrupt Controller .....	99
Figure 3.3	Flow Up to Interrupt Acceptance.....	101
Figure 3.4	Stack State after Completion of Interrupt Exception Handling.....	102
Figure 3.5	Interrupt Sequence .....	103
Figure 3.6	Operation when Odd Address is Set in SP .....	105
Figure 3.7	Port Mode Register Setting and Interrupt Request Flag Clearing Procedure.....	107

### **Section 4 Clock Pulse Generators**

Figure 4.1	Block Diagram of Clock Pulse Generators .....	109
Figure 4.2	Typical Connection to Crystal Oscillator.....	110
Figure 4.3	Typical Connection to Ceramic Oscillator.....	110
Figure 4.4	Board Design of Oscillator Circuit .....	111
Figure 4.5	External Clock Input (Example) .....	111
Figure 4.6	Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Subclock) ....	112
Figure 4.7	Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator.....	112
Figure 4.8	Pin Connection when not Using Subclock.....	113
Figure 4.9 (a)	Pin Connection when Inputting External Clock.....	113
Figure 4.9 (b)	Pin Connection when Inputting External Clock (H8/38327 Group and H8/38427 Group).....	114
Figure 4.10	Example of Crystal and Ceramic Oscillator Element Arrangement.....	116
Figure 4.11	Negative Resistance Measurement and Circuit Modification Suggestions.....	117
Figure 4.12	Oscillation Stabilization Wait Time.....	118

### **Section 5 Power-Down Modes**

Figure 5.1	Mode Transition Diagram.....	122
Figure 5.2	Standby Mode Transition and Pin States .....	132
Figure 5.3	External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode .....	133

### **Section 6 ROM**

Figure 6.1	ROM Block Diagram (H8/3824R, H8/3824S, H8/38324, and H8/38424) .....	145
Figure 6.2	Socket Adapter Pin Correspondence (with HN27C101).....	147
Figure 6.3	H8/3827R Memory Map in PROM Mode .....	148
Figure 6.4	High-Speed, High-Reliability Programming Flow Chart.....	150



## 2.5 Instruction Set

The H8/300L Series can use a total of 55 instructions, which are grouped by function in table 2.3.

**Table 2.3 Instruction Set**

Function	Instructions	Number
Data transfer	MOV, PUSH <sup>*1</sup> , POP <sup>*1</sup>	1
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc <sup>*2</sup> , JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEMOV	1

Total: 55

Notes:

- PUSH Rn is equivalent to MOV.W Rn, @-SP.

POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machine language.

- Bcc is a conditional branch instruction in which cc represents a condition code.

The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.









Figure 2.5 Data Transfer Instruction Codes

**BSET, BCLR, BNNOT, BTST**

	Operand: register direct (Rn) Bit No.: immediate (#xx:3)
	Operand: register direct (Rn) Bit No.: register direct (Rm)
	Operand: register indirect (@Rn) Bit No.: immediate (#xx:3)
	Operand: register indirect (@Rn) Bit No.: register direct (Rm)
	Operand: absolute (@aa:8) Bit No.: immediate (#xx:3)




Operand: absolute (@aa:8)

Bit No.: immediate (#xx:3)

Operand: absolute (@aa:8)

Bit No.: register direct (Rm)

**BAND, BOR, BXOR, BLD, BST**

	Operand: register direct (Rn) Bit No.: immediate (#xx:3)
	Operand: register indirect (@Rn) Bit No.: immediate (#xx:3)
	Operand: absolute (@aa:8) Bit No.: immediate (#xx:3)

## Legend:

op: Operation field

rm, rn: Register field

abs: Absolute address

IMM: Immediate data

**Figure 2.7 Bit Manipulation Instruction Codes**

## 2.5.6 Branching Instructions

Table 2.9 describes the branching instructions. Figure 2.8 shows their object code formats.

**Table 2.9 Branching Instructions**

Instruction	Size	Function
Bcc	—	Branches to the designated address if condition cc is true. The branching conditions are given below.
		Mnemonic      Description      Condition
		BRA (BT)      Always (true)      Always
		BRN (BF)      Never (false)      Never
		BHI      High $C \vee Z = 0$
		BLS      Low or same $C \vee Z = 1$
		BCC (BHS)      Carry clear (high or same) $C = 0$
		BCS (BLO)      Carry set (low) $C = 1$
		BNE      Not equal $Z = 0$
		BEQ      Equal $Z = 1$
		BVC      Overflow clear $V = 0$
		BVS      Overflow set $V = 1$
		BPL      Plus $N = 0$
		BMI      Minus $N = 1$
		BGE      Greater or equal $N \oplus V = 0$
		BLT      Less than $N \oplus V = 1$
		BGT      Greater than $Z \vee (N \oplus V) = 0$
		BLE      Less or equal $Z \vee (N \oplus V) = 1$
JMP	—	Branches unconditionally to a specified address
BSR	—	Branches to a subroutine at a specified address
JSR	—	Branches to a subroutine at a specified address
RTS	—	Returns from a subroutine




Figure 2.16 (2) H8/3823R, H8/38323, and H8/38423 Memory Map

# Section 4 Clock Pulse Generators

## 4.1 Overview

Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator and system clock dividers. The subclock pulse generator consists of a subclock oscillator circuit and a subclock divider.

### 4.1.1 Block Diagram

Figure 4.1 shows a block diagram of the clock pulse generators.




Figure 4.1 Block Diagram of Clock Pulse Generators

### 4.1.2 System Clock and Subclock

The basic clock signals that drive the CPU and on-chip peripheral modules are  $\phi$  and  $\phi_{SUB}$ . Four of the clock signals have names:  $\phi$  is the system clock,  $\phi_{SUB}$  is the subclock,  $\phi_{osc}$  is the oscillator clock, and  $\phi_w$  is the watch clock.

The clock signals available for use by peripheral modules are  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ ,  $\phi/32$ ,  $\phi/64$ ,  $\phi/128$ ,  $\phi/256$ ,  $\phi/512$ ,  $\phi/1024$ ,  $\phi/2048$ ,  $\phi/4096$ ,  $\phi/8192$ ,  $\phi_w$ ,  $\phi_w/2$ ,  $\phi_w/4$ ,  $\phi_w/8$ ,  $\phi_w/16$ ,  $\phi_w/32$ ,  $\phi_w/64$ , and  $\phi_w/128$ . The clock requirements differ from one module to another.

## 5.9 Module Standby Mode

### 5.9.1 Setting Module Standby Mode

Module standby mode is set for individual peripheral functions. All the on-chip peripheral modules can be placed in module standby mode. When a module enters module standby mode, the system clock supply to the module is stopped and operation of the module halts. This state is identical to standby mode.

Module standby mode is set for a particular module by setting the corresponding bit to 0 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

### 5.9.2 Clearing Module Standby Mode

Module standby mode is cleared for a particular module by setting the corresponding bit to 1 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)


Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR2) are both initialized to H'FF.

### 6.10.8 Programmer Mode Transition Time

Commands cannot be accepted during the oscillation stabilization period or the programmer mode setup period. After the programmer mode setup time, a transition is made to memory read mode.

**Table 6.23 Stipulated Transition Times to Command Wait State**

Item	Symbol	Min	Max	Unit	Notes
Oscillation stabilization time(crystal oscillator)	$T_{osc1}$	10	—	ms	Figure 6.20
Oscillation stabilization time(ceramic oscillator)	$T_{osc1}$	5	—	ms	
Programmer mode setup time	$T_{bmv}$	10	—	ms	
Vcc hold time	$T_{dwn}$	0	—	ms	



**Figure 6.20 Oscillation Stabilization Time, Boot Program Transfer Time, and Power-Down Sequence**

### 6.10.9 Notes on Memory Programming

1. When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming.
2. The flash memory is initially in the erased state when the device is shipped by Renesas Technology. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.

## 2. Input Capture Register GF (ICRGF)

Bit	7	6	5	4	3	2	1	0
	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

ICRGF is an 8-bit read-only register. When a falling edge of the input capture input signal is detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least  $2\phi$  or  $2\phi_{SUB}$  (when the noise canceler is not used).

ICRGF is initialized to H'00 upon reset.

## 3. Input Capture Register GR (ICRGR)

Bit	7	6	5	4	3	2	1	0
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

ICRGR is an 8-bit read-only register. When a rising edge of the input capture input signal is detected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least  $2\phi$  or  $2\phi_{SUB}$  (when the noise canceler is not used).

ICRGR is initialized to H'00 upon reset.

## 5. TGC Clear Timing

TCG can be cleared by the rising edge, falling edge, or both edges of the input capture input signal.

Figure 9.14 shows the timing for clearing by both edges.




Figure 9.14 TCG Clear Timing




Figure 10.2 (a) RDRF Setting and RXI Interrupt




Figure 10.2 (b) TDRE Setting and TXI Interrupt










Figure 10.2 (c) TEND Setting and TEI Interrupt

Item	Symbol	Applicable Pins	Values			Unit	Test Condition	Notes
			Min	Typ	Max			
Input low voltage	V <sub>IL</sub>	RES, WKP <sub>0</sub> to WKP <sub>7</sub> , IRQ <sub>0</sub> to IRQ <sub>4</sub> , AEVL, AEVH, TMIC, TMIF, TMIG SCK <sub>31</sub> , SCK <sub>32</sub> , ADTRG	-0.3	—	0.2 V <sub>CC</sub>	V	V <sub>CC</sub> = 4.0 V to 5.5 V	
			-0.3	—	0.1 V <sub>CC</sub>		Except the above	
		RXD <sub>31</sub> , RXD <sub>32</sub> ,	-0.3	—	0.3 V <sub>CC</sub>	V	V <sub>CC</sub> = 4.0 V to 5.5 V	
		UD	-0.3	—	0.2 V <sub>CC</sub>		Except the above	
		OSC <sub>1</sub>	-0.3	—	0.2		When internal step-down circuit is used.	
			-0.3	—	0.2 V <sub>CC</sub>	V	V <sub>CC</sub> = 4.0 V to 5.5 V	
			-0.3	—	0.1 V <sub>CC</sub>		Except the above	
		X <sub>1</sub>	-0.3	—	0.1 V <sub>CC</sub>	V	V <sub>CC</sub> = 1.8 V to 5.5 V	
		P1 <sub>0</sub> to P1 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>3</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , PA <sub>0</sub> to PA <sub>3</sub> , PB <sub>0</sub> to PB <sub>7</sub>	-0.3	—	0.3 V <sub>CC</sub>	V	V <sub>CC</sub> = 4.0 V to 5.5 V	
			-0.3	—	0.2 V <sub>CC</sub>		Except the above	
Output high voltage	V <sub>OH</sub>	P1 <sub>0</sub> to P1 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>2</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , PA <sub>0</sub> to PA <sub>3</sub>	V <sub>CC</sub> - 1.0	—	—	V	V <sub>CC</sub> = 4.0 V to 5.5 V -I <sub>OH</sub> = 1.0 mA	
			V <sub>CC</sub> - 0.5	—	—		V <sub>CC</sub> = 4.0 V to 5.5 V -I <sub>OH</sub> = 0.5 mA	
			V <sub>CC</sub> - 0.3	—	—		-I <sub>OH</sub> = 0.1 mA	

Mnemonic	Operand Size	Operation	Addressing Mode/ Instruction Length (bytes)							Implied	Condition Code	No. of States
			#xx:8/16	Rn	@Rn	(d:16, Rn)	(-Rn)@Rn+	@aa:8/16	(d:8, PC)	@aa		
MULXU.B Rs, Rd	B	$Rd8 \times Rs8 \rightarrow Rd16$	2								— — — — — —	14
DIVXU.B Rs, Rd	B	$Rd16 \div Rs8 \rightarrow Rd16$ (RdH: remainder, RdL: quotient)	2								— — (5) (6) — —	14
AND.B #xx:8, Rd	B	$Rd8 \wedge xx:8 \rightarrow Rd8$	2								— — $\uparrow$ $\uparrow$ 0 —	2
AND.B Rs, Rd	B	$Rd8 \wedge Rs8 \rightarrow Rd8$	2								— — $\uparrow$ $\uparrow$ 0 —	2
OR.B #xx:8, Rd	B	$Rd8 \vee xx:8 \rightarrow Rd8$	2								— — $\uparrow$ $\uparrow$ 0 —	2
OR.B Rs, Rd	B	$Rd8 \vee Rs8 \rightarrow Rd8$	2								— — $\uparrow$ $\uparrow$ 0 —	2
XOR.B #xx:8, Rd	B	$Rd8 \oplus xx:8 \rightarrow Rd8$	2								— — $\uparrow$ $\uparrow$ 0 —	2
XOR.B Rs, Rd	B	$Rd8 \oplus Rs8 \rightarrow Rd8$	2								— — $\uparrow$ $\uparrow$ 0 —	2
NOT.B Rd	B	$\bar{Rd} \rightarrow Rd$	2								— — $\uparrow$ $\uparrow$ 0 —	2
SHAL.B Rd	B		2								— — $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ 2	2
SHAR.B Rd	B		2								— — $\uparrow$ $\uparrow$ 0 $\uparrow$ 2	2
SHLL.B Rd	B		2								— — $\uparrow$ $\uparrow$ 0 $\uparrow$ 2	2
SHLR.B Rd	B		2								— — 0 $\uparrow$ 0 $\uparrow$ 2	2
ROTXL.B Rd	B		2								— — $\uparrow$ $\uparrow$ 0 $\uparrow$ 2	2
ROTXR.B Rd	B		2								— — $\uparrow$ $\uparrow$ 0 $\uparrow$ 2	2

**TMA—Timer Mode Register A**

H'80

**Timer A**


Bit	7	6	5	4	3	2	1	0																																																																												
Initial value	0	0	0	1	0	0	0	0																																																																												
Read/Write	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W																																																																												
<b>Internal clock select</b>																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>TMA3</th><th>TMA2</th><th>TMA1</th><th>TMA0</th><th colspan="2">Prescaler and Divider Ratio or Overflow Period</th><th>Function</th></tr> </thead> <tbody> <tr> <td rowspan="4">0</td><td rowspan="4">0</td><td rowspan="2">0</td><td>0</td><td>PSS</td><td><math>\phi/8192</math></td><td rowspan="16" style="vertical-align: middle;">Interval timer</td></tr> <tr> <td>1</td><td>PSS</td><td><math>\phi/4096</math></td></tr> <tr> <td rowspan="4">1</td><td rowspan="4">0</td><td>0</td><td>PSS</td><td><math>\phi/2048</math></td></tr> <tr> <td>1</td><td>PSS</td><td><math>\phi/512</math></td></tr> <tr> <td rowspan="4">1</td><td rowspan="4">1</td><td>0</td><td>PSS</td><td><math>\phi/256</math></td></tr> <tr> <td>1</td><td>PSS</td><td><math>\phi/128</math></td></tr> <tr> <td rowspan="4">1</td><td rowspan="4">0</td><td>0</td><td>PSS</td><td><math>\phi/32</math></td></tr> <tr> <td>1</td><td>PSS</td><td><math>\phi/8</math></td></tr> <tr> <td rowspan="8">1</td><td rowspan="8">0</td><td rowspan="2">0</td><td>0</td><td>PSW</td><td>1 s</td><td rowspan="8" style="vertical-align: middle;">Time base (when using 32.768 kHz)</td></tr> <tr> <td>1</td><td>PSW</td><td>0.5 s</td></tr> <tr> <td rowspan="2">1</td><td rowspan="2">0</td><td>0</td><td>PSW</td><td>0.25 s</td></tr> <tr> <td>1</td><td>PSW</td><td>0.03125 s</td></tr> <tr> <td rowspan="4">1</td><td rowspan="4">1</td><td>0</td><td colspan="3" style="text-align: center;">PSW and TCA are reset</td></tr> <tr> <td>1</td><td colspan="3" style="text-align: center;">PSW and TCA are reset</td></tr> <tr> <td>1</td><td colspan="3" style="text-align: center;">PSW and TCA are reset</td></tr> <tr> <td>1</td><td colspan="3" rowspan="3" style="text-align: center;">PSW and TCA are reset</td></tr> </tbody> </table>								TMA3	TMA2	TMA1	TMA0	Prescaler and Divider Ratio or Overflow Period		Function	0	0	0	0	PSS	$\phi/8192$	Interval timer	1	PSS	$\phi/4096$	1	0	0	PSS	$\phi/2048$	1	PSS	$\phi/512$	1	1	0	PSS	$\phi/256$	1	PSS	$\phi/128$	1	0	0	PSS	$\phi/32$	1	PSS	$\phi/8$	1	0	0	0	PSW	1 s	Time base (when using 32.768 kHz)	1	PSW	0.5 s	1	0	0	PSW	0.25 s	1	PSW	0.03125 s	1	1	0	PSW and TCA are reset			1	PSW and TCA are reset			1	PSW and TCA are reset			1	PSW and TCA are reset		
TMA3	TMA2	TMA1	TMA0	Prescaler and Divider Ratio or Overflow Period		Function																																																																														
0	0	0	0	PSS	$\phi/8192$	Interval timer																																																																														
			1	PSS	$\phi/4096$																																																																															
		1	0	0	PSS		$\phi/2048$																																																																													
				1	PSS		$\phi/512$																																																																													
1	1			0	PSS		$\phi/256$																																																																													
				1	PSS		$\phi/128$																																																																													
		1	0	0	PSS		$\phi/32$																																																																													
				1	PSS		$\phi/8$																																																																													
1	0			0	0		PSW	1 s	Time base (when using 32.768 kHz)																																																																											
					1		PSW	0.5 s																																																																												
		1	0	0	PSW		0.25 s																																																																													
				1	PSW		0.03125 s																																																																													
		1	1	0	PSW and TCA are reset																																																																															
				1	PSW and TCA are reset																																																																															
				1	PSW and TCA are reset																																																																															
				1	PSW and TCA are reset																																																																															
<b>Clock output select*</b>																																																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <tbody> <tr> <td rowspan="2">0</td><td rowspan="2">0</td><td rowspan="2">0</td><td><math>\phi/32</math></td><td colspan="5"></td></tr> <tr> <td>1</td><td colspan="5"></td></tr> <tr> <td rowspan="2">1</td><td rowspan="2">0</td><td>0</td><td><math>\phi/8</math></td><td colspan="5"></td></tr> <tr> <td>1</td><td colspan="5"></td></tr> <tr> <td rowspan="4">1</td><td rowspan="4">0</td><td>0</td><td><math>\phi_W/32</math></td><td colspan="5"></td></tr> <tr> <td>1</td><td colspan="5"></td></tr> <tr> <td rowspan="2">1</td><td rowspan="2">0</td><td>0</td><td><math>\phi_W/8</math></td><td colspan="5"></td></tr> <tr> <td>1</td><td colspan="5"></td></tr> </tbody> </table>								0	0	0	$\phi/32$						1						1	0	0	$\phi/8$						1						1	0	0	$\phi_W/32$						1						1	0	0	$\phi_W/8$						1																						
0	0	0	$\phi/32$																																																																																	
			1																																																																																	
1	0	0	$\phi/8$																																																																																	
		1																																																																																		
1	0	0	$\phi_W/32$																																																																																	
		1																																																																																		
		1	0	0	$\phi_W/8$																																																																															
				1																																																																																

**Clock output select\***

0	0	0	$\phi/32$					
			1					
1	0	0	$\phi/8$					
		1	$\phi/4$					
1	0	0	$\phi_W/32$					
		1	$\phi_W/16$					
		1	$\phi_W/8$					
		1	$\phi_W/4$					

Note: \* Values when the CWOS bit in CWOSR is cleared to 0.

When the CWOS bit is set to 1,  $\phi_W$  is output regardless of the value of bits TMA7 to TMA5.



**Figure C.2 (f-1) Port 3 Block Diagram (Pin P3<sub>1</sub>, H8/3827R Group and H8/3827S Group)**

## C.7 Block Diagrams of Port 8




Figure C.7 Port 8 Block Diagram

# Appendix D Port States in the Different Processing States

**Table D.1 Port States Overview**

Port	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P1 <sub>7</sub> to P1 <sub>0</sub>	High impedance	Retained	Retained	High impedance <sup>*1</sup>	Retained	Functions	Functions
P3 <sub>7</sub> to P3 <sub>0</sub>	High impedance <sup>*2</sup>	Retained	Retained	High impedance <sup>*1</sup>	Retained	Functions	Functions
P4 <sub>3</sub> to P4 <sub>0</sub>	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P5 <sub>7</sub> to P5 <sub>0</sub>	High impedance	Retained	Retained	High impedance <sup>*1</sup>	Retained	Functions	Functions
P6 <sub>7</sub> to P6 <sub>0</sub>	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P7 <sub>7</sub> to P7 <sub>0</sub>	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P8 <sub>7</sub> to P8 <sub>0</sub>	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
PA <sub>3</sub> to PA <sub>0</sub>	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
PB <sub>7</sub> to PB <sub>0</sub>	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance

- Notes:
1. High level output when MOS pull-up is in on state.
  2. Reset output from P3<sub>2</sub> pin only (H8/3827R Group and H8/3827S Group).  
On-chip pull-up MOS turns on for pin P3<sub>2</sub> only (F-ZTAT Version of the H8/38327 Group and H8/38427 Group).