




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	H8/300L
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI
Peripherals	LCD, PWM, WDT
Number of I/O	55
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df38427hv

4. Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:

- Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

- Register indirect with pre-decrement—@-Rn

The @-Rn mode is used with MOV instructions that store register contents to memory.

The register field of the instruction specifies a 16-bit general register which is decremented by 1 or 2 to obtain the address of the operand in memory. The register retains the decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even.

5. Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).

6. Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.


The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

7. Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address. The displacement should be an even number.


8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address.

2.9.3 Notes on Use of the EEPMOV Instruction

- The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.



- When setting R4L and R6, make sure that the final destination address ($R6 + R4L$) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.



3. Interrupt Enable Register 2 (IENR2)

Bit	7	6	5	4	3	2	1	0
	IENDT	IENAD	—	IENTG	IENTFH	IENTFL	IENTC	IENEC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IENR2 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7: Direct transfer interrupt enable (IENDT)

Bit 7 enables or disables direct transfer interrupt requests.

Bit 7

IENDT	Description
0	Disables direct transfer interrupt requests (initial value)
1	Enables direct transfer interrupt requests

Bit 6: A/D converter interrupt enable (IENAD)

Bit 6 enables or disables A/D converter interrupt requests.

Bit 6

IENAD	Description
0	Disables A/D converter interrupt requests (initial value)
1	Enables A/D converter interrupt requests

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Timer G interrupt enable (IENTG)

Bit 4 enables or disables timer G input capture or overflow interrupt requests.

Bit 4

IENTG	Description
0	Disables timer G interrupt requests (initial value)
1	Enables timer G interrupt requests

4. Time for Direct Transition from Subactive Mode to Active (Medium-Speed) Mode

A direct transition from subactive mode to active (medium-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bits MSON and DTON are both set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (4) below.

$$\text{Direct transition time} = \{ (\text{Number of SLEEP instruction execution states}) + (\text{number of internal processing states}) \} \times (\text{tsubcyc before transition}) + \{ (\text{wait time set in STS2 to STS0}) + (\text{number of interrupt exception handling execution states}) \} \times (\text{tcyc after transition}) \quad \dots\dots\dots (4)$$

Example: Direct transition time = $(2 + 1) \times 8\text{tw} + (8192 + 14) \times 16\text{tosc} = 24\text{tw} + 131296\text{tosc}$
(when $\phi\text{w}/8$ or $\phi 8$ is selected as the CPU operating clock, and wait time = 8192 states)

Notation:

tosc: OSC clock cycle time
tw: Watch clock cycle time
tcyc: System clock (ϕ) cycle time
tsubcyc: Subclock (ϕ_{SUB}) cycle time

5.8.3 Notes on External Input Signal Changes before/after Direct Transition

1. Direct transition from active (high-speed) mode to subactive mode
Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
2. Direct transition from active (medium-speed) mode to subactive mode
Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
3. Direct transition from subactive mode to active (high-speed) mode
Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
4. Direct transition from subactive mode to active (medium-speed) mode
Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.

1. Port Data Register 3 (PDR3)

Bit	7	6	5	4	3	2	1	0
	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁	P3 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR3 is an 8-bit register that stores data for port 3 pins P3₇ to P3₀. If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read.

Upon reset, PDR3 is initialized to H'00.

2. Port Control Register 3 (PCR3)

Bit	7	6	5	4	3	2	1	0
	PCR3 ₇	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁	PCR3 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR3 is an 8-bit register for controlling whether each of the port 3 pins P3₇ to P3₀ functions as an input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid only when the corresponding pin is designated in PMR3 as a general I/O pin.

Upon reset, PCR3 is initialized to H'00.

PCR3 is a write-only register, which is always read as all 1s.

8.11.2 Register Configuration and Descriptions

Table 8.27 shows the registers used by the input/output data inversion function.

Table 8.27 Register Configuration

Name	Abbr.	R/W	Address
Serial port control register	SPCR	R/W	H'FF91

Serial Port Control Register (SPCR)

Bit	7	6	5	4	3	2	1	0
	—	—	SPC32	SPC31	SCINV3	SCINV2	SCINV1	SCINV0
Initial value	1	1	0	0	0	0	0	0
Read/Write	—	—	R/W	R/W	R/W	R/W	R/W	R/W

SPCR is an 8-bit readable/writable register that performs RXD₃₁, RXD₃₂, TXD₃₁, and TXD₃₂ pin input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4₂/TXD₃₂ pin function switch (SPC32)

This bit selects whether pin P4₂/TXD₃₂ is used as P4₂ or as TXD₃₂.

Bit 5

SPC32	Description
0	Functions as P4 ₂ I/O pin (initial value)
1	Functions as TXD ₃₂ output pin*

Note: * Set the TE bit in SCR3 after setting this bit to 1.

Bit 2: Transmit end (TEND)

Bit 2 indicates that bit TDRE is set to 1 when the last bit of a transmit character is sent.

Bit 2 is a read-only bit and cannot be modified.

Bit 2

TEND	Description
0	Transmission in progress Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction
1	Transmission ended (initial value) Setting conditions: When bit TE in SCR3 is cleared to 0 When bit TDRE is set to 1 when the last bit of a transmit character is sent

Bit 1: Multiprocessor bit receive (MPBR)

Bit 1 stores the multiprocessor bit in a receive character during multiprocessor format reception in asynchronous mode.

Bit 1 is a read-only bit and cannot be modified.

Bit 1

MPBR	Description
0	Data in which the multiprocessor bit is 0 has been received* (initial value)
1	Data in which the multiprocessor bit is 1 has been received

Note: * When bit RE is cleared to 0 in SCR3 with the multiprocessor format, bit MPBR is not affected and retains its previous state.

Table 10.7 Relation between n and Clock

n	Clock	SMR Setting	
		CKS1	CKS0
0	ϕ	0	0
0	$\phi_w/2^{*1}/\phi_w^{*2}$	0	1
2	$\phi/16$	1	0
3	$\phi/64$	1	1

Notes: 1. $\phi_w/2$ clock in active (medium-speed/high-speed) mode and sleep mode
 2. ϕ_w clock in subactive mode and subsleep mode
 In subactive or subsleep mode, SCI3 can be operated when CPU clock is $\phi_w/2$ only.

10.2.9 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1	0
	—	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bits relating to SCI3 are described here. For details of the other bits, see the sections on the relevant modules.

Bit 6: SCI3-1 module standby mode control (S31CKSTP)

Bit 6 controls setting and clearing of module standby mode for SCI31.

S31CKSTP Description

0	SCI3-1 is set to module standby mode	
1	SCI3-1 module standby mode is cleared	(initial value)

Note: All SCI31 register is initialized in module standby mode.

Bit 5: SCI3-2 module standby mode control (S32CKSTP)

Bit 5 controls setting and clearing of module standby mode for SCI32.

Section 15 Electrical Characteristics

15.1 H8/3827R Group Absolute Maximum Ratings (Regular Specifications)

Table 15.1 lists the absolute maximum ratings.

Table 15.1 Absolute Maximum Ratings

Item	Symbol	Value	Unit	Notes
Power supply voltage	V_{CC}, CV_{CC}	-0.3 to +7.0	V	*1
Analog power supply voltage	AV_{CC}	-0.3 to +7.0	V	
Programming voltage	V_{PP}	-0.3 to +13.0	V	
Input voltage	Ports other than Port B	V_{in}	-0.3 to $V_{CC} + 0.3$	V
	Port B	AV_{in}	-0.3 to $AV_{CC} + 0.3$	V
Operating temperature	T_{opr}	-20 to +75*2	°C	
Storage temperature	T_{stg}	-55 to +125	°C	

- Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
2. The operating temperature is the temperature range in which power (voltage V_{CC} shown in "Electrical Characteristics") can be applied to the chip.

15.4.4 A/D Converter Characteristics

Table 15.12 shows the A/D converter characteristics of the H8/3827R.

Table 15.12 A/D Converter Characteristics

$V_{CC} = 1.8 \text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise indicated.


Item	Symbol	Applicable Pins	Values			Unit	Test Condition	Notes
			Min	Typ	Max			
Analog power supply voltage	AV_{CC}	AV_{CC}	1.8	—	5.5	V		*1
Analog input voltage	AV_{IN}	AN_0 to AN_7	-0.3	—	$AV_{CC} + 0.3$	V		
Analog power supply current	AI_{OPE}	AV_{CC}	—	—	1.5	mA	$AV_{CC} = 5 \text{ V}$	
	AI_{STOP1}	AV_{CC}	—	600	—	μA		*2 Reference value
	AI_{STOP2}	AV_{CC}	—	—	5	μA		*3
Analog input capacitance	C_{AIN}	AN_0 to AN_7	—	—	15.0	pF		
Allowable signal source impedance	R_{AIN}		—	—	10.0	$k\Omega$		
Resolution (data length)			—	—	10	bit		
Nonlinearity error			—	—	± 2.5	LSB	$AV_{CC} = 2.7 \text{ V}$ to 5.5 V $V_{CC} = 2.7 \text{ V}$ to 5.5 V	*4
			—	—	± 5.5		$AV_{CC} = 2.0 \text{ V}$ to 5.5 V $V_{CC} = 2.0 \text{ V}$ to 5.5 V	
			—	—	± 7.5		Except the above	*5
Quantization error			—	—	± 0.5	LSB		

15.6 H8/3827S Group Electrical Characteristics


15.6.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures.

1. Power Supply Voltage and Oscillator Frequency Range



- Active (high-speed) mode
- Sleep (high-speed) mode



- All operating modes

Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.

Item	Symbol	Applicable Pins	Values				Test Condition	Notes
			Min	Typ	Max	Unit		
Allowable output low current (per pin)	I_{OL}	All output pins	—	—	0.5	mA		
Allowable output low current (total)	ΣI_{OL}	All output pins	—	—	20.0	mA		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	—	—	0.2	mA		
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins	—	—	10.0	mA		

Notes: 1. Pin states during current measurement.

Mode	$\overline{RES}$ Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I_{OPE1})	V_{CC}	Only CPU operates	V_{CC}	Halted	System clock oscillator: crystal
Active (medium-speed) mode (I_{OPE2})					Subclock oscillator: Pin X ₁ = GND
Sleep mode	V_{CC}	Only timers operate	V_{CC}	Halted	
Subactive mode	V_{CC}	Only CPU operates	V_{CC}	Halted	System clock oscillator: crystal
Subsleep mode	V_{CC}	Only timers operate, CPU stops	V_{CC}	Halted	Subclock oscillator: crystal
Watch mode	V_{CC}	Only time base operates, CPU stops	V_{CC}	Halted	
Standby mode	V_{CC}	CPU and timers both stop	V_{CC}	Halted	System clock oscillator: crystal Subclock oscillator: Pin X ₁ = GND

2. Excludes current in pull-up MOS transistors and output buffers.
3. The maximum current consumption value (standard) is $1.1 \times \text{typ.}$

Item	Symbol	Applicable Pins	Values			Unit	Test Condition	Notes
			Min	Typ	Max			
Output low voltage	V_{OL}	P1 ₀ to P1 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	—	—	0.6	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	
			—	—	0.5		$I_{OL} = 0.4 \text{ mA}$	
		P3 ₀ to P3 ₇	—	—	1.0		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 10 \text{ mA}$	
			—	—	0.6		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	
			—	—	0.5		$I_{OL} = 0.4 \text{ mA}$	
Input/output leakage current	$ I_{IL} $	RES, P4 ₃ , P1 ₀ to P1 ₇ , OSC ₁ , X ₁ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	—	—	1.0	μA	$V_{IN} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$	
		PB ₀ to PB ₇	—	—	1.0		$V_{IN} = 0.5 \text{ V to } AV_{CC} - 0.5 \text{ V}$	
Pull-up MOS current	$-I_p$	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	20	—	200	μA	$V_{CC} = 5.0 \text{ V}$, $V_{IN} = 0.0 \text{ V}$	Reference value
			—	40	—		$V_{CC} = 2.7 \text{ V}$, $V_{IN} = 0.0 \text{ V}$	
Input capacitance	C_{in}	All input pins except power supply pin	—	—	15.0	pF	$f = 1 \text{ MHz}$, $V_{IN} = 0.0 \text{ V}$, $T_a = 25^\circ\text{C}$	

Item	Symbol	Applicable Pins	Values			Unit	Test Condition	Notes
			Min	Typ	Max			
Subsleep mode current consumption	I _{SUBSP}	V _{CC}	—	3.8	16	μA	V _{CC} = 2.7 V, LCD on, 32-kHz crystal resonator used (φ _{SUB} = φ _W /2)	*3 *4
Watch mode current consumption	I _{WATCH}	V _{CC}	—	1.8	—	μA	V _{CC} = 2.7 V, T _a = 25°C, 32-kHz crystal resonator used, LCD not used	*1 *3 *4 Reference value
			—	1.8	—			*2 *3 *4 Reference value
			—	3.0	6.0		V _{CC} = 2.7 V, 32-kHz crystal resonator used, LCD not used	*3 *4
			—	—	—			
Standby mode current consumption	I _{STBY}	V _{CC}	—	0.3	—	μA	V _{CC} = 2.7 V, T _a = 25°C, 32-kHz crystal resonator not used	*1 *3 *4 Reference value
			—	0.3	—		V _{CC} = 2.7 V, T _a = 25°C, 32-kHz crystal resonator not used	*2 *3 *4 Reference value
			—	0.4	—		V _{CC} = 5.0 V, T _a = 25°C, 32-kHz crystal resonator not used	*1 *3 *4 Reference value
			—	0.5	—			*2 *3 *4 Reference value
			—	1.0	5.0		32-kHz crystal resonator not used	*3 *4
			—	—	—			
RAM data retaining voltage	V _{RAM}	V _{CC}	2.0	—	—	V		*5
Allowable output low current (per pin)	I _{OL}	Output pins except port 3	—	—	2.0	mA	V _{CC} = 4.0 V to 5.5 V	
		Port 3	—	—	10.0		V _{CC} = 4.0 V to 5.5 V	
		All output pins	—	—	0.5			
Allowable output low current (total)	ΣI _{OL}	Output pins except port 3	—	—	40.0	mA	V _{CC} = 4.0 V to 5.5 V	
		Port 3	—	—	80.0		V _{CC} = 4.0 V to 5.5 V	
		All output pins	—	—	20.0			

15.8.3 AC Characteristics

Table 15.24 lists the control signal timing and table 15.25 lists the serial interface timing.

Table 15.24 Control Signal Timing

$V_{CC} = 2.7\text{ V to }5.5\text{ V}$, $AV_{CC} = 2.7\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, unless otherwise specified

Item	Symbol	Applicable Pins	Values			Unit	Test Condition	Reference Figure
			Min	Typ	Max			
System clock oscillation frequency	f_{OSC}	OSC ₁ , OSC ₂	2.0	—	16.0	MHz		*3
			2.0	—	16.0		$V_{CC} = 4.5\text{ to }5.5\text{ V}$	*4
			2.0	—	10.0		$V_{CC} = 2.7\text{ to }5.5\text{ V}$	
OSC clock (ϕ_{OSC}) cycle time	t_{OSC}	OSC ₁ , OSC ₂	62.5	—	500 (1000)	ns		Figure 15.1 *2 *3
			62.5	—	500 (1000)		$V_{CC} = 4.5\text{ to }5.5\text{ V}$	Figure 15.1 *2 *4
			100	—	500 (1000)		$V_{CC} = 2.7\text{ to }5.5\text{ V}$	
System clock (ϕ) cycle time	t_{cyc}		2	—	128	t_{osc}		
			—	—	128	μs		
Subclock oscillation frequency	f_W	X ₁ , X ₂ , EXCL	—	32.768 or 38.4	—	kHz		
Watch clock (ϕ_W) cycle time	t_W	X ₁ , X ₂ , EXCL	—	30.5 or 26.0	—	μs		Figure 15.1
Subclock (ϕ_{SUB}) cycle time	t_{subcyc}		2	—	4	t_W		*1
Instruction cycle time			2	—	—	t_{cyc} t_{subcyc}		
Oscillation stabilization time	t_{rc}	OSC ₁ , OSC ₂	—	20	45	μs	Ceramic resonator ($V_{CC} = 3.0\text{ to }5.5\text{ V}$)	Figure 15.10
			—	80	—		Ceramic resonator other than above	
			—	0.8	2	ms	Crystal resonator	
			—	—	50		Other than above	
	t_{rc}	X ₁ , X ₂	—	—	2.0	s		

FLMCR2—Flash Memory Control Register 2**H'F021****Flash Memory**

Bit	7	6	5	4	3	2	1	0
	FLER	—	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	—	—	—	—	—	—	—

|
 Flash memory error

Note: A write to FLMCR2 is prohibited.

FLPWCR—Flash Memory Power Control Register**H'F022****Flash Memory**

Bit	7	6	5	4	3	2	1	0
	PDWND	—	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	—	—	—	—	—	—	—

|
Power-down Disable

0	When the system transits to sub-active mode, the flash memory changes to low-power mode
1	When the system transits to sub-active mode, the flash memory changes to normal mode


PMR2—Port Mode Register 2**H'C9****I/O port**

Bit	7	6	5	4	3	2	1	0
	EXCL	—	—	—	—	—	—	—
Initial value	0	1	0	1	1	0	0	0
Read/Write	R/W	R	R/W	R	R	R/W	R/W	R/W

P3₁/UD/EXCL pin function switch

0	Functions as P3 ₁ /UD I/O pin
1	Functions as EXCL input pin

Note: The information on this register applies to the H8/38327 Group and H8/38427 Group.



C.6 Block Diagram of Port 7




Figure C.6 Port 7 Block Diagram