

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | H8/300L  |
| Core Size                  | 8-Bit  |
| Speed                      | 8MHz   |
| Connectivity               | SCI  |
| Peripherals                | LCD, PWM, WDT  |
| Number of I/O              | 55   |
| Program Memory Size        | 60KB (60K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 2K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V  |
| Data Converters            | A/D 8x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -20°C ~ 75°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 80-BQFP  |
| Supplier Device Package    | 80-QFP (14x14)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/df38427hv |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4. Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:

- Register indirect with post-increment-@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

- Register indirect with pre-decrement-@-Rn

The @–Rn mode is used with MOV instructions that store register contents to memory. The register field of the instruction specifies a 16-bit general register which is decremented by 1 or 2 to obtain the address of the operand in memory. The register retains the decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even.

5. Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).

6. Immediate #xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

- 7. Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address. The displacement should be an even number.
- 8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address.

### 2.9.3 Notes on Use of the EEPMOV Instruction

• The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.



• When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.





#### 3. Interrupt Enable Register 2 (IENR2)

| Bit           | 7     | 6     | 5   | 4     | 3      | 2      | 1     | 0     |
|---------------|-------|-------|-----|-------|--------|--------|-------|-------|
|               | IENDT | IENAD | —   | IENTG | IENTFH | IENTFL | IENTC | IENEC |
| Initial value | 0     | 0     | 0   | 0     | 0      | 0      | 0     | 0     |
| Read/Write    | R/W   | R/W   | R/W | R/W   | R/W    | R/W    | R/W   | R/W   |

IENR2 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7: Direct transfer interrupt enable (IENDT)

Bit 7 enables or disables direct transfer interrupt requests.

| Bit 7<br>IENDT | Description                                 |                 |
|----------------|---|-----------------|
| 0              | Disables direct transfer interrupt requests | (initial value) |
| 1              | Enables direct transfer interrupt requests  |                 |

Bit 6: A/D converter interrupt enable (IENAD)

Bit 6 enables or disables A/D converter interrupt requests.

| Bit 6<br>IENAD | Description                               |                 |
|----------------|---|-----------------|
| 0              | Disables A/D converter interrupt requests | (initial value) |
| 1              | Enables A/D converter interrupt requests  |                 |

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

**Bit 4:** Timer G interrupt enable (IENTG)

Bit 4 enables or disables timer G input capture or overflow interrupt requests.

| Bit 4<br>IENTG | Description                         |                 |
|----------------|-------------------------------------|-----------------|
| 0              | Disables timer G interrupt requests | (initial value) |
| 1              | Enables timer G interrupt requests  |                 |

#### 4. Time for Direct Transition from Subactive Mode to Active (Medium-Speed) Mode

A direct transition from subactive mode to active (medium-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bits MSON and DTON are both set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (4) below.

| Direct transition time = | { (Number of SLEEP instruction execution states) + (n              | umber of internal |
|--------------------------|--|-------------------|
|                          | processing states) $\} \times ($ tsubcyc before transition) + { (w | vait time set in  |
|                          | STS2 to STS0) + (number of interrupt exception handli              | ing execution     |
|                          | states) } × (tcyc after transition)                                | (4)               |

Example: Direct transition time =  $(2 + 1) \times 8$ tw +  $(8192 + 14) \times 16$ tosc = 24tw + 131296tosc (when  $\phi$ w/8 or  $\phi$ 8 is selected as the CPU operating clock, and wait time = 8192 states)

Notation:

| tosc:    | OSC clock cycle time                 |
|----------|--------------------------------------|
| tw:      | Watch clock cycle time               |
| tcyc:    | System clock ( $\phi$ ) cycle time   |
| tsubcyc: | Subclock ( $\phi_{SUB}$ ) cycle time |

#### 5.8.3 Notes on External Input Signal Changes before/after Direct Transition

- Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.



### 1. Port Data Register 3 (PDR3)

| Bit           | 7   | 6               | 5               | 4   | 3               | 2               | 1               | 0               |
|---------------|-----|-----------------|-----------------|-----|-----------------|-----------------|-----------------|-----------------|
|               | P37 | P3 <sub>6</sub> | P3 <sub>5</sub> | P34 | P3 <sub>3</sub> | P3 <sub>2</sub> | P3 <sub>1</sub> | P3 <sub>0</sub> |
| Initial value | 0   | 0               | 0               | 0   | 0               | 0               | 0               | 0               |
| Read/Write    | R/W | R/W             | R/W             | R/W | R/W             | R/W             | R/W             | R/W             |

PDR3 is an 8-bit register that stores data for port 3 pins  $P3_7$  to  $P3_0$ . If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read.

Upon reset, PDR3 is initialized to H'00.

### 2. Port Control Register 3 (PCR3)

| Bit           | 7     | 6                 | 5                 | 4                 | 3                 | 2                 | 1                 | 0     |
|---------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|
|               | PCR37 | PCR3 <sub>6</sub> | PCR3 <sub>5</sub> | PCR3 <sub>4</sub> | PCR3 <sub>3</sub> | PCR3 <sub>2</sub> | PCR3 <sub>1</sub> | PCR30 |
| Initial value | 0     | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0     |
| Read/Write    | W     | W                 | W                 | W                 | W                 | W                 | W                 | W     |

PCR3 is an 8-bit register for controlling whether each of the port 3 pins  $P3_7$  to  $P3_0$  functions as an input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid only when the corresponding pin is designated in PMR3 as a general I/O pin.

Upon reset, PCR3 is initialized to H'00.

PCR3 is a write-only register, which is always read as all 1s.



### 8.11.2 Register Configuration and Descriptions

Table 8.27 shows the registers used by the input/output data inversion function.

#### Table 8.27 Register Configuration

| Name                         | Abbr. | R/W | Address |
|------------------------------|-------|-----|---------|
| Serial port control register | SPCR  | R/W | H'FF91  |

#### Serial Port Control Register (SPCR)

| Bit           | 7 | 6 | 5     | 4     | 3      | 2      | 1      | 0      |
|---------------|---|---|-------|-------|--------|--------|--------|--------|
|               | — | — | SPC32 | SPC31 | SCINV3 | SCINV2 | SCINV1 | SCINV0 |
| Initial value | 1 | 1 | 0     | 0     | 0      | 0      | 0      | 0      |
| Read/Write    | _ | _ | R/W   | R/W   | R/W    | R/W    | R/W    | R/W    |

SPCR is an 8-bit readable/writable register that performs RXD<sub>31</sub>, RXD<sub>32</sub>, TXD<sub>31</sub>, and TXD<sub>32</sub> pin input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

#### Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4<sub>2</sub>/TXD<sub>32</sub> pin function switch (SPC32)

This bit selects whether pin  $P4_2/TXD_{32}$  is used as  $P4_2$  or as  $TXD_{32}$ .

| Bit 5<br>SPC32 | 2 | Description   |                 |
|----------------|---|---|-----------------|
| 0              |   | Functions as P4 <sub>2</sub> I/O pin                | (initial value) |
| 1              |   | Functions as TXD <sub>32</sub> output pin*          |                 |
| Note:          | * | Set the TE bit in SCR3 after setting this bit to 1. |                 |

Bit 2: Transmit end (TEND)

Bit 2 indicates that bit TDRE is set to 1 when the last bit of a transmit character is sent.

Bit 2 is a read-only bit and cannot be modified.

| Bit 2<br>TEND | Description  |        |  |  |  |  |
|---------------|--|--------|--|--|--|--|
| 0             | Transmission in progress   |        |  |  |  |  |
|               | Clearing conditions:   |        |  |  |  |  |
|               | After reading TDRE = 1, cleared by writing 0 to TDRE                   |        |  |  |  |  |
|               | When data is written to TDR by an instruction                          |        |  |  |  |  |
| 1             | Transmission ended (initial val  |        |  |  |  |  |
|               | Setting conditions:  |        |  |  |  |  |
|               | When bit TE in SCR3 is cleared to 0                                    |        |  |  |  |  |
|               | When bit TDRE is set to 1 when the last bit of a transmit character is | s sent |  |  |  |  |
|               |  |        |  |  |  |  |

Bit 1: Multiprocessor bit receive (MPBR)

Bit 1 stores the multiprocessor bit in a receive character during multiprocessor format reception in asynchronous mode.

Bit 1 is a read-only bit and cannot be modified.

| Bit 1<br>MPBR |   | Description   |                     |
|---------------|---|---|---------------------|
| 0             |   | Data in which the multiprocessor bit is 0 has been received $^{st}$                                       | (initial value)     |
| 1             |   | Data in which the multiprocessor bit is 1 has been received   |                     |
| Note:         | * | When bit RE is cleared to 0 in SCR3 with the multiprocessor form affected and retains its previous state. | at, bit MPBR is not |

|   |                             | SMR Setting |      |  |  |  |  |
|---|-----------------------------|-------------|------|--|--|--|--|
| n | Clock                       | CKS1        | CKS0 |  |  |  |  |
| 0 | φ                           | 0           | 0    |  |  |  |  |
| 0 | $\phi_w/2^{*1}/\phi_w^{*2}$ | 0           | 1    |  |  |  |  |
| 2 | φ/16                        | 1           | 0    |  |  |  |  |
| 3 | ф/64                        | 1           | 1    |  |  |  |  |

#### Table 10.7 Relation between n and Clock

Notes: 1.  $\phi$ w/2 clock in active (medium-speed/high-speed) mode and sleep mode

φw clock in subactive mode and subsleep mode
 In subactive or subsleep mode, SCI3 can be operated when CPU clock is φw/2 only.

#### 10.2.9 Clock Stop Register 1 (CKSTPR1)

| Bit           | 7   | 6        | 5        | 4       | 3       | 2       | 1       | 0       |
|---------------|-----|----------|----------|---------|---------|---------|---------|---------|
|               |     | S31CKSTP | S32CKSTP | ADCKSTP | TGCKSTP | TFCKSTP | TCCKSTP | TACKSTP |
| Initial value | 1   | 1        | 1        | 1       | 1       | 1       | 1       | 1       |
| Read/Write    | R/W | R/W      | R/W      | R/W     | R/W     | R/W     | R/W     | R/W     |

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bits relating to SCI3 are described here. For details of the other bits, see the sections on the relevant modules.

Bit 6: SCI3-1 module standby mode control (S31CKSTP)

Bit 6 controls setting and clearing of module standby mode for SCI31.

| S31C  | KSTP   | Description  |                 |
|-------|--------|--|-----------------|
| 0     |        | SCI3-1 is set to module standby mode                 |                 |
| 1     |        | SCI3-1 module standby mode is cleared                | (initial value) |
| Note: | All SC | CI31 register is initialized in module standby mode. |                 |

**Bit 5:** SCI3-2 module standby mode control (S32CKSTP)

Bit 5 controls setting and clearing of module standby mode for SCI32.

# Section 15 Electrical Characteristics

### 15.1 H8/3827R Group Absolute Maximum Ratings (Regular Specifications)

Table 15.1 lists the absolute maximum ratings.

| Table 15.1 | Absolute Maximum | Ratings |
|------------|------------------|---------|
|------------|------------------|---------|

| ltem                  |                         | Symbol           | Value                         | Unit | Notes |
|-----------------------|-------------------------|------------------|-------------------------------|------|-------|
| Power supply volt     | age                     | $V_{CC},CV_{CC}$ | -0.3 to +7.0                  | V    | *1    |
| Analog power sup      | ply voltage             | AV <sub>CC</sub> | -0.3 to +7.0                  | V    |       |
| Programming volt      | age                     | V <sub>PP</sub>  | –0.3 to +13.0                 | V    |       |
| Input voltage         | Ports other than Port B | V <sub>in</sub>  | –0.3 to V <sub>CC</sub> +0.3  | V    |       |
|                       | Port B                  | AV <sub>in</sub> | –0.3 to AV <sub>CC</sub> +0.3 | V    |       |
| Operating temperating | ature                   | T <sub>opr</sub> | -20 to +75 <sup>*2</sup>      | °C   |       |
| Storage temperate     | ure                     | T <sub>stg</sub> | –55 to +125                   | °C   |       |

Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

2. The operating temperature is the temperature range in which power (voltage V<sub>CC</sub> shown in "Electrical Characteristics") can be applied to the chip.

#### 15.4.4 A/D Converter Characteristics

Table 15.12 shows the A/D converter characteristics of the H8/3827R.

#### Table 15.12 A/D Converter Characteristics

 $V_{CC} = 1.8$  V to 5.5 V,  $V_{SS} = AV_{SS} = 0.0$  V,  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C unless otherwise indicated.

| Applicable Values                       |                     | lues                               | _     |     |                        |      |   |                    |
|---|---------------------|------------------------------------|-------|-----|------------------------|------|---|--------------------|
| Item                                    | Symbol              | Pins                               | Min   | Тур | Max                    | Unit | Test Condition  | Notes              |
| Analog power supply voltage             | $AV_{CC}$           | AV <sub>CC</sub>                   | 1.8   | _   | 5.5                    | V    |   | *1                 |
| Analog input<br>voltage                 | AV <sub>IN</sub>    | AN <sub>0</sub> to AN <sub>7</sub> | - 0.3 | —   | AV <sub>CC</sub> + 0.3 | V    |   |                    |
| Analog power                            | $AI_{OPE}$          | $AV_{CC}$                          | —     | —   | 1.5                    | mA   | $AV_{CC}$ = 5 V   |                    |
| supply current                          | AI <sub>STOP1</sub> | AV <sub>CC</sub>                   | —     | 600 | _                      | μA   |   | *2                 |
|   |                     |                                    |       |     |                        |      |   | Reference<br>value |
|   | AI <sub>STOP2</sub> | AV <sub>CC</sub>                   | —     | —   | 5                      | μA   |   | *3                 |
| Analog input capacitance                | C <sub>AIN</sub>    | AN <sub>0</sub> to AN <sub>7</sub> | —     | _   | 15.0                   | pF   |   |                    |
| Allowable<br>signal source<br>impedance | R <sub>AIN</sub>    |                                    | _     | _   | 10.0                   | kΩ   |   |                    |
| Resolution<br>(data length)             |                     |                                    | —     | _   | 10                     | bit  |   |                    |
| Nonlinearity<br>error                   |                     |                                    | —     | _   | ±2.5                   | LSB  | AV <sub>CC</sub> = 2.7 V to 5.5 V<br>V <sub>CC</sub> = 2.7 V to 5.5 V | *4                 |
|   |                     |                                    | _     | —   | ±5.5                   | _    | AV <sub>CC</sub> = 2.0 V to 5.5 V<br>V <sub>CC</sub> = 2.0 V to 5.5 V | _                  |
|   |                     |                                    | _     | _   | ±7.5                   | _    | Except the above  | *5                 |
| Quantization error                      |                     |                                    | —     | _   | ±0.5                   | LSB  |   |                    |

### 15.6 H8/3827S Group Electrical Characteristics

### 15.6.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures.

### 1. Power Supply Voltage and Oscillator Frequency Range



Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.



|  |                   |                   |       | V      | alues |      |                |       |
|--|-------------------|-------------------|-------|--------|-------|------|----------------|-------|
| Item   | Symbol            | Applicable Pins   | Min   | Тур    | Max   | Unit | Test Condition | Notes |
| Allowable<br>output low<br>current<br>(per pin)  | I <sub>OL</sub>   | All output pins   | _     | _      | 0.5   | mA   |                |       |
| Allowable<br>output low<br>current<br>(total)    | $\Sigma I_{OL}$   | All output pins   | -     | _      | 20.0  | mA   |                |       |
| Allowable<br>output high<br>current<br>(per pin) | –I <sub>OH</sub>  | All output pins   | _     | _      | 0.2   | mA   |                |       |
| Allowable<br>output high<br>current<br>(total)   | $\Sigma - I_{OH}$ | All output pins   | _     |        | 10.0  | mA   |                |       |
| Notes: 1   | Pin state         | es during current | measi | iremei | nt    |      |                |       |

Notes: 1. Pin states during current measurement.

| Mode  | RES<br>Pin | Internal State                     | Other<br>Pins   | LCD Power<br>Supply | Oscillator Pins                                  |
|---|------------|------------------------------------|-----------------|---------------------|--|
| Active (high-speed)<br>mode (I <sub>OPE1</sub> )    | $V_{CC}$   | Only CPU operates                  | V <sub>CC</sub> | Halted              | System clock oscillator:<br>crystal              |
| Active (medium-<br>speed) mode (I <sub>OPE2</sub> ) | _          |                                    |                 |                     | Subclock oscillator:<br>Pin X1 = GND             |
| Sleep mode  | $V_{CC}$   | Only timers operate                | $V_{CC}$        | Halted              | -  |
| Subactive mode                                      | $V_{CC}$   | Only CPU operates                  | $V_{CC}$        | Halted              | System clock oscillator:                         |
| Subsleep mode                                       | $V_{CC}$   | Only timers operate,<br>CPU stops  | V <sub>CC</sub> | Halted              | crystal Subclock oscillator:                     |
| Watch mode  | $V_{CC}$   | Only time base operates, CPU stops | V <sub>CC</sub> | Halted              | <sup>–</sup> crystal                             |
| Standby mode  | $V_{CC}$   | CPU and timers both stop           | V <sub>CC</sub> | Halted              | System clock oscillator:<br>crystal              |
|   |            |                                    |                 |                     | Subclock oscillator:<br>Pin X <sub>1</sub> = GND |

2. Excludes current in pull-up MOS transistors and output buffers.

3. The maximum current consumption value (standard) is  $1.1 \times typ$ .

| Section 15 | Electrical | Characteristics |
|------------|------------|-----------------|
|            | LICCUICAI  | onaracionatica  |

|  |                 |  | Values |     |      |      |   |                         |
|--|-----------------|--|--------|-----|------|------|---|-------------------------|
| ltem                                   | Symbol          | Applicable Pins  | Min    | Тур | Мах  | Unit | Test Condition  | Notes                   |
| Output low                             | V <sub>OL</sub> | P1 <sub>0</sub> to P1 <sub>7</sub> ,   | _      | _   | 0.6  | V    | $V_{\rm CC}$ = 4.0 V to 5.5 V                                   |                         |
| voltage                                |                 | $P4_0$ to $P4_2$ ,<br>$P5_0$ to $P5_7$ ,<br>$P6_2$ to $P6_2$                 |        |     |      |      | I <sub>OL</sub> = 1.6 mA  |                         |
|  |                 | $P7_0$ to $P7_7$ ,<br>$P8_0$ to $P8_7$ ,<br>$PA_0$ to $PA_3$                 | _      | —   | 0.5  |      | I <sub>OL</sub> = 0.4 mA  | -                       |
|  |                 | P3 <sub>0</sub> to P3 <sub>7</sub>   | _      | —   | 1.0  |      | $V_{\rm CC}$ = 4.0 V to 5.5 V                                   | =                       |
|  |                 |  |        |     |      |      | I <sub>OL</sub> = 10 mA   |                         |
|  |                 |  | _      | _   | 0.6  |      | $V_{CC}$ = 4.0 V to 5.5 V                                       | -                       |
|  |                 |  |        |     |      |      | I <sub>OL</sub> = 1.6 mA  |                         |
|  |                 |  | _      | —   | 0.5  |      | I <sub>OL</sub> = 0.4 mA  | -                       |
| Input/<br>output<br>leakage<br>current | 11_             | $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$                     |        | _   | 1.0  | μA   | V <sub>IN</sub> = 0.5 V to V <sub>CC</sub> –<br>0.5 V           | _                       |
|  |                 | PB <sub>0</sub> to PB <sub>7</sub>   | —      | _   | 1.0  |      | $V_{\rm IN}$ = 0.5 V to AV_{\rm CC} $-$ 0.5 V                   | -                       |
| Pull-up<br>MOS                         | -Ip             | P1 <sub>0</sub> to P1 <sub>7</sub> ,<br>P3 <sub>0</sub> to P3 <sub>7</sub> , | 20     | _   | 200  | μA   | V <sub>CC</sub> = 5.0 V,<br>V <sub>IN</sub> = 0.0 V             |                         |
| current                                |                 | P5 <sub>0</sub> to P5 <sub>7</sub> ,<br>P6 <sub>0</sub> to P6 <sub>7</sub>   | _      | 40  |      |      | V <sub>CC</sub> = 2.7 V,<br>V <sub>IN</sub> = 0.0 V             | Refer-<br>ence<br>value |
| Input<br>capaci-<br>tance              | C <sub>in</sub> | All input pins<br>except power<br>supply pin                                 | —      | —   | 15.0 | pF   | f = 1 MHz,<br>V <sub>IN</sub> = 0.0 V,<br>T <sub>a</sub> = 25°C |                         |

#### Section 15 Electrical Characteristics

|   |                    |                              |     | Value | s    |      |   |                                |
|---|--------------------|------------------------------|-----|-------|------|------|---|--------------------------------|
| Item  | Symbol             | Applicable Pins              | Min | Тур   | Мах  | Unit | Test Condition  | Notes                          |
| Subsleep<br>mode<br>current<br>consump-<br>tion | I <sub>SUBSP</sub> | V <sub>CC</sub>              | _   | 3.8   | 16   | μA   | $V_{CC}$ = 2.7 V,<br>LCD on,<br>32-kHz crystal<br>resonator used<br>( $\phi_{SUB} = \phi_W/2$ ) | *3 *4                          |
| Watch<br>mode<br>current<br>consump-<br>tion    | Іwатсн             | Vcc                          | _   | 1.8   |      | μA   | $V_{CC}$ = 2.7 V,<br>T <sub>a</sub> = 25°C,<br>32-kHz crystal                                   | *1 *3 *4<br>Reference<br>value |
|   |                    |                              | _   | 1.8   |      |      | resonator used,<br>LCD not used   | *2 *3 *4<br>Reference<br>value |
|   |                    |                              | _   | 3.0   | 6.0  |      | V <sub>CC</sub> = 2.7 V,<br>32-kHz crystal<br>resonator used,<br>LCD not used                   | *3 *4                          |
| Standby<br>mode<br>current<br>consump-<br>tion  | ISTBY              | V <sub>CC</sub>              | _   | 0.3   | _    | μA   | $V_{CC}$ = 2.7 V,<br>$T_a$ = 25°C,<br>32-kHz crystal<br>resonator not used                      | *1 *3 *4<br>Reference<br>value |
|   |                    |                              | _   | 0.3   | _    |      | $V_{CC}$ = 2.7 V,<br>$T_a$ = 25°C,<br>32-kHz crystal<br>resonator not used                      | *2 *3 *4<br>Reference<br>value |
|   |                    |                              | _   | 0.4   | —    |      | $V_{CC}$ = 5.0 V,<br>$T_a$ = 25°C,<br>32-kHz crystal<br>resonator not used                      | *1 *3 *4<br>Reference<br>value |
|   |                    |                              | _   | 0.5   | —    |      |   | *2 *3 *4<br>Reference<br>value |
|   |                    |                              | —   | 1.0   | 5.0  |      | 32-kHz crystal<br>resonator not used  | *3 *4                          |
| RAM data<br>retaining<br>voltage                | V <sub>RAM</sub>   | V <sub>CC</sub>              | 2.0 | _     |      | V    |   | *5                             |
| Allowable<br>output low<br>current<br>(per pin) | I <sub>OL</sub>    | Output pins<br>except port 3 | _   | _     | 2.0  | mA   | $V_{CC}$ = 4.0 V to 5.5 V   |                                |
|   |                    | Port 3                       | _   | _     | 10.0 | _    | $V_{CC}$ = 4.0 V to 5.5 V   | -                              |
|   |                    | All output pins              | _   | _     | 0.5  | _    |   | -                              |
| Allowable<br>output low<br>current<br>(total)   | $\Sigma I_{OL}$    | Output pins<br>except port 3 | —   | —     | 40.0 | mA   | $V_{\rm CC}$ = 4.0 V to 5.5 V   |                                |
|   |                    | Port 3                       |     |       | 80.0 |      | $V_{\rm CC}$ = 4.0 V to 5.5 V   | -                              |
|   |                    | All output pins              |     |       | 20.0 |      |   |                                |

Rev. 6.00 Aug 04, 2006 page 490 of 626 REJ09B0144-0600

### 15.8.3 AC Characteristics

Table 15.24 lists the control signal timing and table 15.25 lists the serial interface timing.

### Table 15.24 Control Signal Timing

 $V_{CC} = 2.7 \text{ V}$  to 5.5 V,  $AV_{CC} = 2.7 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ , unless otherwise specified

|                                       | Symbol              | Applicable                                | Values |                   |  |   |  | Reference                       |
|---------------------------------------|---------------------|---|--------|-------------------|--|---|--|---------------------------------|
| Item                                  |                     | Pins                                      | Min    | Тур               | Мах  | Unit                                    | Test Condition   | Figure                          |
| System clock                          | fosc                | OSC <sub>1</sub> ,<br>OSC <sub>2</sub>    | 2.0    | _                 | 16.0   | MHz                                     |  | *3                              |
| oscillation                           |                     |   | 2.0    | _                 | 16.0   | _                                       | $V_{CC}$ = 4.5 to 5.5 V                                      | *4                              |
| nequency                              |                     |   | 2.0    | _                 | 10.0   | _                                       | $V_{CC}$ = 2.7 to 5.5 V                                      | =                               |
| OSC clock ( $\phi_{OSC}$ ) cycle time | tosc                | OSC <sub>1</sub> ,<br>OSC <sub>2</sub>    | 62.5   | —                 | 500<br>(1000)  | ns                                      |  | Figure<br>15.1 <sup>*2 *3</sup> |
|                                       |                     |   | 62.5   | _                 | 500<br>(1000)  | _                                       | $V_{CC}$ = 4.5 to 5.5 V                                      | Figure<br>15.1 <sup>*2 *4</sup> |
|                                       |                     |   | 100    | _                 | 500<br>(1000)  | _                                       | $V_{CC}$ = 2.7 to 5.5 V                                      | -                               |
| System clock (                        | t <sub>cyc</sub>    |   | 2      | _                 | $\begin{array}{c c} 16.0 \\ \hline 10.0 \\ \hline V_{CC} = 4.5 \ to \\ \hline V_{CC} = 2.7 \ to \\ \hline V_{CC} = 2.7 \ to \\ \hline V_{CC} = 2.7 \ to \\ \hline V_{CC} = 4.5 \ to \\ \hline V_{CC} = 4.5 \ to \\ \hline V_{CC} = 4.5 \ to \\ \hline V_{CC} = 2.7 \ to$ |   |  |                                 |
| cycle time                            |                     |   | _      | _                 | 128  | μs                                      | -  |                                 |
| Subclock oscillation frequency        | f <sub>W</sub>      | X <sub>1</sub> , X <sub>2</sub> ,<br>EXCL | _      | 32.768<br>or 38.4 | _  | kHz                                     |  |                                 |
| Watch clock ( $\phi_W$ ) cycle time   | tw                  | X <sub>1</sub> , X <sub>2</sub> ,<br>EXCL | —      | 30.5 or<br>26.0   | _  | μs                                      |  | Figure<br>15.1                  |
| Subclock ( $\phi_{SUB}$ ) cycle time  | t <sub>subcyc</sub> |   | 2      | —                 | 4  | t <sub>W</sub>                          |  | *1                              |
| Instruction cycle time                |                     |   | 2      | —                 | —  | t <sub>cyc</sub><br>t <sub>subcyc</sub> |  |                                 |
| Oscillation stabilization time        | t <sub>rc</sub>     | OSC <sub>1</sub> ,<br>OSC <sub>2</sub>    | _      | 20                | 45   | μs                                      | Ceramic resonator $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V})$ | Figure<br>15.10                 |
|                                       |                     |   | —      | 80                | —  | _                                       | Ceramic resonator other than above                           | -                               |
|                                       |                     |   | —      | 0.8               | 2  | ms                                      | Crystal resonator  | -                               |
|                                       |                     |   | —      | —                 | 50   | -                                       | Other than above   |                                 |
|                                       | t <sub>rc</sub>     | X <sub>1</sub> , X <sub>2</sub>           | —      | _                 | 2.0  | S                                       |  |                                 |





| FLPWCR—Flash Memory Power Control Register |           |                          |                         |            | H' | F022 | Flash Memory |   |   |
|--|-----------|--------------------------|-------------------------|------------|----|------|--------------|---|---|
| Bit  | 7         | 6                        | 5                       | 4          | 3  | 2    | 1            | 0 |   |
|  | PDWND     | _                        | _                       |            |    | _    | _            | _ | I |
| Initial value                              | 0         | 0                        | 0                       | 0          | 0  | 0    | 0            | 0 |   |
| Read/Write                                 | R/W       | —                        | —                       | —          | —  | —    | —            | — |   |
|  | Power     | -down Dis                | sable                   |            |    |      |              |   |   |
|  | 0 W<br>th | hen the sy<br>e flash me | stem trans<br>mory chan | de,<br>ode |    |      |              |   |   |
|  | 1 W<br>th | hen the sy<br>e flash me | stem trans<br>mory chan | de,<br>e   |    |      |              |   |   |



Note: The information on this register applies to the H8/38327 Group and H8/38427 Group.





Figure C.2 (e-1) Port 3 Block Diagram (Pin P3<sub>2</sub>, H8/3827R Group and H8/3827S Group)



### C.6 Block Diagram of Port 7



Figure C.6 Port 7 Block Diagram

