



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                      |
| Core Processor             | HC08                                                                                                                                                          |
| Core Size                  | 8-Bit                                                                                                                                                         |
| Speed                      | 8.4MHz                                                                                                                                                        |
| Connectivity               | CANbus, SCI, SPI                                                                                                                                              |
| Peripherals                | LVD, POR, PWM                                                                                                                                                 |
| Number of I/O              | 50                                                                                                                                                            |
| Program Memory Size        | 60KB (60K x 8)                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | 1K x 8                                                                                                                                                        |
| RAM Size                   | 2K x 8                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V                                                                                                                                                   |
| Data Converters            | A/D 15x8b SAR                                                                                                                                                 |
| Oscillator Type            | External, Internal                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 64-QFP                                                                                                                                                        |
| Supplier Device Package    | 64-QFP (14x14)                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908az60acfuer">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908az60acfuer</a> |

# List of Chapters

|                                                       |     |
|-------------------------------------------------------|-----|
| Chapter 1 General Description.....                    | 21  |
| Chapter 2 Memory Map.....                             | 35  |
| Chapter 3 Random-Access Memory (RAM) .....            | 49  |
| Chapter 4 FLASH-1 Memory.....                         | 51  |
| Chapter 5 FLASH-2 Memory.....                         | 61  |
| Chapter 6 EEPROM-1 Memory.....                        | 71  |
| Chapter 7 EEPROM-2 Memory.....                        | 85  |
| Chapter 8 Central Processor Unit (CPU).....           | 99  |
| Chapter 9 System Integration Module (SIM).....        | 111 |
| Chapter 10 Clock Generator Module (CGM).....          | 127 |
| Chapter 11 Configuration Register (CONFIG-1).....     | 145 |
| Chapter 12 Configuration Register (CONFIG-2).....     | 147 |
| Chapter 13 Break Module (BRK) .....                   | 149 |
| Chapter 14 Monitor ROM (MON) .....                    | 153 |
| Chapter 15 Computer Operating Properly (COP).....     | 163 |
| Chapter 16 Low-Voltage Inhibit (LVI).....             | 167 |
| Chapter 17 External Interrupt Module (IRQ).....       | 171 |
| Chapter 18 Serial Communications Interface (SCI)..... | 177 |
| Chapter 19 Serial Peripheral Interface (SPI).....     | 205 |
| Chapter 20 Timer Interface Module B (TIMB).....       | 227 |
| Chapter 21 Programmable Interrupt Timer (PIT) .....   | 243 |
| Chapter 22 Input/Output Ports.....                    | 249 |
| Chapter 23 MSCAN Controller (MSCAN08).....            | 267 |

# Memory Map

| MC68HC908AZ60A |                                              | MC68HC908AS60A            |        |
|----------------|----------------------------------------------|---------------------------|--------|
| \$0000         | I/O REGISTERS<br>64 BYTES                    |                           | \$0000 |
| ↓              |                                              |                           | ↓      |
| \$003F         |                                              |                           | \$003F |
| \$0040         | I/O REGISTERS<br>16 BYTES                    | UNIMPLEMENTED<br>11 BYTES | \$0040 |
| ↓              |                                              |                           | ↓      |
|                |                                              |                           |        |
|                |                                              | I/O REGISTERS<br>5 BYTES  | \$004B |
| \$004F         |                                              |                           | \$004F |
| \$0050         | RAM-1<br>1024 BYTES                          |                           | \$0050 |
| ↓              |                                              |                           | ↓      |
| \$044F         |                                              |                           | \$044F |
| \$0450         | FLASH-2<br>176 BYTES                         |                           | \$0450 |
| ↓              |                                              |                           |        |
| \$04FF         |                                              |                           |        |
|                |                                              |                           |        |
| \$0500         | CAN CONTROL AND MESSAGE BUFFERS<br>128 BYTES | FLASH-2<br>432 BYTES      | ↓      |
| ↓              |                                              |                           |        |
| \$057F         |                                              |                           |        |
| \$0580         | FLASH-2<br>128 BYTES                         |                           |        |
| ↓              |                                              |                           |        |
| \$05FF         |                                              |                           | \$05FF |
| \$0600         | EEPROM-2<br>512 BYTES                        |                           | \$0600 |
| ↓              |                                              |                           | ↓      |
| \$07FF         |                                              |                           | \$07FF |
| \$0800         | EEPROM-1<br>512 BYTES                        |                           | \$0800 |
| ↓              |                                              |                           | ↓      |
| \$09FF         |                                              |                           | \$09FF |
| \$0A00         | RAM-2<br>1024 BYTES                          |                           | \$0A00 |
| ↓              |                                              |                           | ↓      |
| \$0DFF         |                                              |                           | \$0DFF |
| \$0E00         | FLASH-2<br>29,184 BYTES                      |                           | \$0E00 |
| ↓              |                                              |                           | ↓      |
| \$7FFF         |                                              |                           | \$7FFF |
| \$8000         | FLASH-1<br>32,256BYTES                       |                           | \$8000 |
| ↓              |                                              |                           | ↓      |
| \$FDFF         |                                              |                           | \$FDFF |
| \$FE00         | SIM BREAK STATUS REGISTER (SBSR)             |                           | \$FE00 |
| \$FE01         | SIM RESET STATUS REGISTER (SRSR)             |                           | \$FE01 |
| \$FE02         | RESERVED                                     |                           | \$FE02 |

Figure 2-1. Memory Map (Sheet 1 of 3)

## Memory Map

| Addr.  | Register Name                                         |        | Bit 7  | 6     | 5     | 4      | 3     | 2     | 1      | Bit 0  |
|--------|-------------------------------------------------------|--------|--------|-------|-------|--------|-------|-------|--------|--------|
| \$0032 | Timer A Channel 4 Status and Control Register (TASC4) | Read:  | CH4F   | CH4IE | MS4B  | MS4A   | ELS4B | ELS4A | TOV4   | CH4MAX |
|        |                                                       | Write: | 0      |       |       |        |       |       |        |        |
| \$0033 | Timer A Channel 4 Register High (TACH4H)              | Read:  | Bit 15 | 14    | 13    | 12     | 11    | 10    | 9      | Bit 8  |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$0034 | Timer A Channel 4 Register Low (TACH4L)               | Read:  | Bit 7  | 6     | 5     | 4      | 3     | 2     | 1      | Bit 0  |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$0035 | Timer A Channel 5 Status and Control Register (TASC5) | Read:  | CH5F   | CH5IE | 0     | MS5A   | ELS5B | ELS5A | TOV5   | CH5MAX |
|        |                                                       | Write: | 0      |       | R     |        |       |       |        |        |
| \$0036 | Timer A Channel 5 Register High (TACH5H)              | Read:  | Bit 15 | 14    | 13    | 12     | 11    | 10    | 9      | Bit 8  |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$0037 | Timer A Channel 5 Register Low (TACH5L)               | Read:  | Bit 7  | 6     | 5     | 4      | 3     | 2     | 1      | Bit 0  |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$0038 | Analog-to-Digital Status and Control Register (ADSCR) | Read:  | COCO   | AIEN  | ADCO  | ADCH4  | ADCH3 | ADCH2 | ADCH1  | ADCH0  |
|        |                                                       | Write: | R      |       |       |        |       |       |        |        |
| \$0039 | Analog-to-Digital Data Register (ADR)                 | Read:  | AD7    | AD6   | AD5   | AD4    | AD3   | AD2   | AD1    | AD0    |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$003A | Analog-to-Digital Input Clock Register (ADICLK)       | Read:  | ADIV2  | ADIV1 | ADIV0 | ADICLK | 0     | 0     | 0      | 0      |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$003B | BDLC Analog and Roundtrip Delay Register (BARD)       | Read:  | ATE    | RXPOL | 0     | 0      | BO3   | BO2   | BO1    | BO0    |
|        |                                                       | Write: |        |       | R     | R      |       |       |        |        |
| \$003C | BDLC Control Register 1 (BCR1)                        | Read:  | IMSG   | CLKS  | R1    | R0     | 0     | 0     | IE     | WCM    |
|        |                                                       | Write: |        |       |       |        | R     | R     |        |        |
| \$003D | BDLC Control Register 2 (BCR2)                        | Read:  | ALOOP  | DLOOP | RX4XE | NBFS   | TEOD  | TSIFR | TMIFR1 | TMIFR0 |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$003E | BDLC State Vector Register (BSVR)                     | Read:  | 0      | 0     | I3    | I2     | I1    | I0    | 0      | 0      |
|        |                                                       | Write: | R      | R     | R     | R      | R     | R     | R      | R      |
| \$003F | BDLC Data Register (BDR)                              | Read:  | BD7    | BD6   | BD5   | BD4    | BD3   | BD2   | BD1    | BD0    |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$0040 | Timer B Status and Control Register (TBSCR)           | Read:  | TOF    | TOIE  | TSTOP | 0      | 0     | PS2   | PS1    | PS0    |
|        |                                                       | Write: | 0      |       |       | TRST   | R     |       |        |        |
| \$0041 | Timer B Counter Register High (TBCNTH)                | Read:  | Bit 15 | 14    | 13    | 12     | 11    | 10    | 9      | Bit 8  |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |
| \$0042 | Timer B Counter Register Low (TBCNTL)                 | Read:  | Bit 7  | 6     | 5     | 4      | 3     | 2     | 1      | Bit 0  |
|        |                                                       | Write: |        |       |       |        |       |       |        |        |

  = Unimplemented

R = Reserved

**Figure 2-2. I/O Data, Status and Control Registers (Sheet 4 of 5)**

### AUTO — Automatic Termination of Program/Erase Cycle

When AUTO is set, EEPGM is cleared automatically after the program/erase cycle is terminated by the internal timer.

(See note D for 6.4.5.2 EEPROM-1 Programming, 6.4.5.3 EEPROM-1 Erasing, and 28.1.13 EEPROM Memory Characteristics)

1 = Automatic clear of EEPGM is enabled

0 = Automatic clear of EEPGM is disabled

### EEPGM — EEPROM-1 Program/Erase Enable

This read/write bit enables the internal charge pump and applies the programming/erasing voltage to the EEPROM-1 array if the EELAT bit is set and a write to a valid EEPROM-1 location has occurred.

Reset clears the EEPGM bit.

1 = EEPROM-1 programming/erasing power switched on

0 = EEPROM-1 programming/erasing power switched off

#### NOTE

*Writing logic 0s to both the EELAT and EEPGM bits with a single instruction will clear EEPGM only to allow time for the removal of high voltage.*

## 6.5.2 EEPROM-1 Array Configuration Register

The EEPROM-1 array configuration register configures EEPROM-1 security and EEPROM-1 block protection.

This read-only register is loaded with the contents of the EEPROM-1 nonvolatile register (EE1NVR) after a reset.

|          |                                                                                                                |        |        |         |       |       |       |       |
|----------|----------------------------------------------------------------------------------------------------------------|--------|--------|---------|-------|-------|-------|-------|
| Address: | \$FE1F                                                                                                         |        |        |         |       |       |       |       |
|          | Bit 7                                                                                                          | 6      | 5      | 4       | 3     | 2     | 1     | Bit 0 |
| Read:    | UNUSED                                                                                                         | UNUSED | UNUSED | EEPRTCT | EEBP3 | EEBP2 | EEBP1 | EEBP0 |
| Write:   |                                                                                                                |        |        |         |       |       |       |       |
| Reset:   | Contents of EE1NVR (\$FE1C)                                                                                    |        |        |         |       |       |       |       |
|          | <div style="border: 1px solid black; width: 40px; height: 15px; display: inline-block;"></div> = Unimplemented |        |        |         |       |       |       |       |

**Figure 6-3. EEPROM-1 Array Configuration Register (EE1ACR)**

### Bit 7:5 — Unused Bits

These read/write bits are software programmable but have no functionality.

### EEPRTCT — EEPROM-1 Protection Bit

The EEPRTCT bit is used to enable the security feature in the EEPROM (see EEPROM-1 Program/Erase Protection).

1 = EEPROM-1 security disabled

0 = EEPROM-1 security enabled

This feature is a write-once feature. Once the protection is enabled it may not be disabled.

These two registers are protected from erase and program operations if the EEDIVSECD is set to logic 1 in EE2DIVH or programmed to a logic 1 in EE2DIVHNVR.

#### NOTE

*Once EEDIVSECD in the EE2DIVHNVR is programmed to 0 and after a system reset, the EE2DIV security feature is permanently enabled because the EEDIVSECD bit in the EE2DIVH is always loaded with 0 thereafter. Once this security feature is armed, erase and program mode are disabled for EE2DIVHNVR and EE2DIVLNVR. Modifications to the EE2DIVH and EE2DIVL registers are also disabled. Therefore, care should be taken before programming a value into the EE2DIVHNVR.*

## 7.6 Low-Power Modes

The WAIT and STOP instructions can put the MCU in low power-consumption standby modes.

### 7.6.1 Wait Mode

The WAIT instruction does not affect the EEPROM. It is possible to start the program or erase sequence on the EEPROM and put the MCU in wait mode.

### 7.6.2 Stop Mode

The STOP instruction reduces the EEPROM power consumption to a minimum. The STOP instruction should not be executed while a programming or erasing sequence is in progress.

If stop mode is entered while EELAT and EEPGM are set, the programming sequence will be stopped and the programming voltage to the EEPROM array removed. The programming sequence will be restarted after leaving stop mode; access to the EEPROM is only possible after the programming sequence has completed.

If stop mode is entered while EELAT and EEPGM is cleared, the programming sequence will be terminated abruptly.

In either case, the data integrity of the EEPROM is not guaranteed.

### 8.3.5 Condition Code Register

The 8-bit condition code register contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits 6 and 5 are set permanently to 1. The following paragraphs describe the functions of the condition code register.

|        | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|---|---|---|---|---|---|-------|
| Read:  | V     | 1 | 1 | H | I | N | Z | C     |
| Write: |       |   |   |   |   |   |   |       |
| Reset: | X     | 1 | 1 | X | 1 | X | X | X     |

X = Indeterminate

**Figure 8-6. Condition Code Register (CCR)**

#### V — Overflow Flag

The CPU sets the overflow flag when a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag.

- 1 = Overflow
- 0 = No overflow

#### H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between accumulator bits 3 and 4 during an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C flags to determine the appropriate correction factor.

- 1 = Carry between bits 3 and 4
- 0 = No carry between bits 3 and 4

#### I — Interrupt Mask

When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the interrupt vector is fetched.

- 1 = Interrupts disabled
- 0 = Interrupts enabled

#### NOTE

*To maintain M6805 Family compatibility, the upper byte of the index register (H) is not stacked automatically. If the interrupt service routine modifies H, then the user must stack and unstack H using the PSHH and PULH instructions.*

After the I bit is cleared, the highest-priority interrupt request is serviced first.

A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack and restores the interrupt mask from the stack. After any reset, the interrupt mask is set and can be cleared only by the clear interrupt mask software instruction (CLI).

#### N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result.

- 1 = Negative result
- 0 = Non-negative result

# Chapter 13

## Break Module (BRK)

### 13.1 Introduction

The break module can generate a break interrupt that stops normal program flow at a defined address to enter a background program.

### 13.2 Features

- Accessible I/O Registers during Break Interrupts
- CPU-Generated Break Interrupts
- Software-Generated Break Interrupts
- COP Disabling during Break Interrupts

### 13.3 Functional Description

When the internal address bus matches the value written in the break address registers, the break module issues a breakpoint signal to the CPU. The CPU then loads the instruction register with a software interrupt instruction (SWI) after completion of the current CPU instruction. The program counter vectors to \$FFFC and \$FFFD (\$FEFC and \$FEFD in monitor mode).

The following events can cause a break interrupt to occur:

- A CPU-generated address (the address in the program counter) matches the contents of the break address registers.
- Software writes a 1 to the BRKA bit in the break status and control register.

When a CPU-generated address matches the contents of the break address registers, the break interrupt begins after the CPU completes its current instruction. A return-from-interrupt instruction (RTI) in the break routine ends the break interrupt and returns the MCU to normal operation. Figure 13-1 shows the structure of the break module.

### R8 — Received Bit 8

When the SCI is receiving 9-bit characters, R8 is the read-only ninth bit (bit 8) of the received character. R8 is received at the same time that the SCDR receives the other 8 bits.

When the SCI is receiving 8-bit characters, R8 is a copy of the eighth bit (bit 7). Reset has no effect on the R8 bit.

### T8 — Transmitted Bit 8

When the SCI is transmitting 9-bit characters, T8 is the read/write ninth bit (bit 8) of the transmitted character. T8 is loaded into the transmit shift register at the same time that the SCDR is loaded into the transmit shift register. Reset has no effect on the T8 bit.

### ORIE — Receiver Overrun Interrupt Enable Bit

This read/write bit enables SCI error CPU interrupt requests generated by the receiver overrun bit, OR.

1 = SCI error CPU interrupt requests from OR bit enabled

0 = SCI error CPU interrupt requests from OR bit disabled

### NEIE — Receiver Noise Error Interrupt Enable Bit

This read/write bit enables SCI error CPU interrupt requests generated by the noise error bit, NE.

Reset clears NEIE.

1 = SCI error CPU interrupt requests from NE bit enabled

0 = SCI error CPU interrupt requests from NE bit disabled

### FEIE — Receiver Framing Error Interrupt Enable Bit

This read/write bit enables SCI error CPU interrupt requests generated by the framing error bit, FE.

Reset clears FEIE.

1 = SCI error CPU interrupt requests from FE bit enabled

0 = SCI error CPU interrupt requests from FE bit disabled

### PEIE — Receiver Parity Error Interrupt Enable Bit

This read/write bit enables SCI receiver CPU interrupt requests generated by the parity error bit, PE.

Reset clears PEIE.

1 = SCI error CPU interrupt requests from PE bit enabled

0 = SCI error CPU interrupt requests from PE bit disabled

## 18.8.4 SCI Status Register 1

SCI status register 1 contains flags to signal the following conditions:

- Transfer of SCDR data to transmit shift register complete
- Transmission complete
- Transfer of receive shift register data to SCDR complete
- Receiver input idle
- Receiver overrun
- Noisy data
- Framing error
- Parity error

## Serial Peripheral Interface (SPI)

The generic names of the SPI I/O registers are:

- SPI control register (SPCR)
- SPI status and control register (SPSCR)
- SPI data register (SPDR)

Table 19-2 shows the names and the addresses of the SPI I/O registers.

**Table 19-2. I/O Register Addresses**

| Register Name                           | Address |
|-----------------------------------------|---------|
| SPI Control Register (SPCR)             | \$0010  |
| SPI Status and Control Register (SPSCR) | \$0011  |
| SPI Data Register (SPDR)                | \$0012  |

## 19.4 Functional Description

Figure 19-1 summarizes the SPI I/O registers and Figure 19-2 shows the structure of the SPI module.

| Addr   | Register Name                           | R/W    | Bit 7               | 6          | 5      | 4    | 3               | 2      | 1    | Bit 0 |
|--------|-----------------------------------------|--------|---------------------|------------|--------|------|-----------------|--------|------|-------|
| \$0010 | SPI Control Register (SPCR)             | Read:  | SPRIE               | R          | SPMSTR | CPOL | CPHA            | SPWOM  | SPE  | SPTIE |
|        |                                         | Write: |                     |            |        |      |                 |        |      |       |
|        |                                         | Reset: | 0                   | 0          | 1      | 0    | 1               | 0      | 0    | 0     |
| \$0011 | SPI Status and Control Register (SPSCR) | Read:  | SPRF                | ERRIE      | OVRF   | MODF | SPTE            | MODFEN | SPR1 | SPR0  |
|        |                                         | Write: |                     |            |        |      |                 |        |      |       |
|        |                                         | Reset: | 0                   | 0          | 0      | 0    | 1               | 0      | 0    | 0     |
| \$0012 | SPI Data Register (SPDR)                | Read:  | R7                  | R6         | R5     | R4   | R3              | R2     | R1   | R0    |
|        |                                         | Write: | T7                  | T6         | T5     | T4   | T3              | T2     | T1   | T0    |
|        |                                         | Reset: | Unaffected by Reset |            |        |      |                 |        |      |       |
|        |                                         |        | R                   | = Reserved |        |      | = Unimplemented |        |      |       |


**Figure 19-1. SPI I/O Register Summary**

The SPI module allows full-duplex, synchronous, serial communication between the MCU and peripheral devices, including other MCUs. Software can poll the SPI status flags or SPI operation can be interrupt driven. All SPI interrupts can be serviced by the CPU.

The following paragraphs describe the operation of the SPI module.

# Serial Peripheral Interface (SPI)

delay will be no longer than a single SPI bit time. That is, the maximum delay between the write to SPDR and the start of the SPI transmission is two MCU bus cycles for DIV2, eight MCU bus cycles for DIV8, 32 MCU bus cycles for DIV32, and 128 MCU bus cycles for DIV128.



**Figure 19-6. Transmission Start Delay (Master)**

### PS[2:0] — Prescaler Select Bits

These read/write bits select either the PTD4/ATD12/TBCLK pin or one of the seven prescaler outputs as the input to the TIMB counter as Table 20-1 shows. Reset clears the PS[2:0] bits.

**Table 20-1. Prescaler Selection**


| PS[2:0] | TIMB Clock Source       |
|---------|-------------------------|
| 000     | Internal Bus Clock ÷ 1  |
| 001     | Internal Bus Clock ÷ 2  |
| 010     | Internal Bus Clock ÷ 4  |
| 011     | Internal Bus Clock ÷ 8  |
| 100     | Internal Bus Clock ÷ 16 |
| 101     | Internal Bus Clock ÷ 32 |
| 110     | Internal Bus Clock ÷ 64 |
| 111     | PTD4/ATD12/TBCLK        |

### 20.8.2 TIMB Counter Registers

The two read-only TIMB counter registers contain the high and low bytes of the value in the TIMB counter. Reading the high byte (TBCNTH) latches the contents of the low byte (TBCNTL) into a buffer. Subsequent reads of TBCNTH do not affect the latched TBCNTL value until TBCNTL is read. Reset clears the TIMB counter registers. Setting the TIMB reset bit (TRST) also clears the TIMB counter registers.

#### NOTE

*If TBCNTH is read during a break interrupt, be sure to unlatch TBCNTL by reading TBCNTL before exiting the break interrupt. Otherwise, TBCNTL retains the value latched during the break.*




**Figure 20-5. TIMB Counter Registers (TBCNTH and TBCNTL)**

## 23.3 External Pins

The MSCAN08 uses two external pins, one input (RxCAN) and one output (TxCAN). The TxCAN output pin represents the logic level on the CAN: 0 is for a dominant state, and 1 is for a recessive state.

A typical CAN system with MSCAN08 is shown in Figure 23-1.



**Figure 23-1. The CAN System**

Each CAN station is connected physically to the CAN bus lines through a transceiver chip. The transceiver is capable of driving the large current needed for the CAN and has current protection against defected CAN or defected stations.

## 23.4 Message Storage

MSCAN08 facilitates a sophisticated message storage system which addresses the requirements of a broad range of network applications.

### 23.4.1 Background

Modern application layer software is built under two fundamental assumptions:

1. Any CAN node is able to send out a stream of scheduled messages without releasing the bus between two messages. Such nodes will arbitrate for the bus right after sending the previous message and will only release the bus in case of lost arbitration.
2. The internal message queue within any CAN node is organized as such that the highest priority message will be sent out first if more than one message is ready to be sent.

### 25.3.3.1 Unbuffered Output Compare

Any output compare channel can generate unbuffered output compare pulses as described in 25.3.3 Output Compare. The pulses are unbuffered because changing the output compare value requires writing the new value over the old value currently in the TIMA channel registers.

An unsynchronized write to the TIMA channel registers to change an output compare value could cause incorrect operation for up to two counter overflow periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that counter overflow period. Also, using a TIMA overflow interrupt routine to write a new, smaller output compare value may cause the compare to be missed. The TIMA may pass the new value before it is written.

Use the following methods to synchronize unbuffered changes in the output compare value on channel x:

- When changing to a smaller value, enable channel x output compare interrupts and write the new value in the output compare interrupt routine. The output compare interrupt occurs at the end of the current output compare pulse. The interrupt routine has until the end of the counter overflow period to write the new value.
- When changing to a larger output compare value, enable TIMA overflow interrupts and write the new value in the TIMA overflow interrupt routine. The TIMA overflow interrupt occurs at the end of the current counter overflow period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same counter overflow period.

### 25.3.3.2 Buffered Output Compare

Channels 0 and 1 can be linked to form a buffered output compare channel whose output appears on the PTE2/TACH0 pin. The TIMA channel registers of the linked pair alternately control the output.

Setting the MS0B bit in TIMA channel 0 status and control register (TASC0) links channel 0 and channel 1. The output compare value in the TIMA channel 0 registers initially controls the output on the PTE2/TACH0 pin. Writing to the TIMA channel 1 registers enables the TIMA channel 1 registers to synchronously control the output after the TIMA overflows. At each subsequent overflow, the TIMA channel registers (0 or 1) that control the output are the ones written to last. TASC0 controls and monitors the buffered output compare function and TIMA channel 1 status and control register (TASC1) is unused. While the MS0B bit is set, the channel 1 pin, PTE3/TACH1, is available as a general-purpose I/O pin.

Channels 2 and 3 can be linked to form a buffered output compare channel whose output appears on the PTF0/TACH2 pin. The TIMA channel registers of the linked pair alternately control the output.

Setting the MS2B bit in TIMA channel 2 status and control register (TASC2) links channel 2 and channel 3. The output compare value in the TIMA channel 2 registers initially controls the output on the PTF0/TACH2 pin. Writing to the TIMA channel 3 registers enables the TIMA channel 3 registers to synchronously control the output after the TIMA overflows. At each subsequent overflow, the TIMA channel registers (2 or 3) that control the output are the ones written to last. TASC2 controls and monitors the buffered output compare function, and TIMA channel 3 status and control register (TASC3) is unused. While the MS2B bit is set, the channel 3 pin, PTF1/TACH3, is available as a general-purpose I/O pin.

Channels 4 and 5 can be linked to form a buffered output compare channel whose output appears on the PTF2 pin. The TIMA channel registers of the linked pair alternately control the output.

Setting the MS4B bit in TIMA channel 4 status and control register (TASC4) links channel 4 and channel 5. The output compare value in the TIMA channel 4 registers initially controls the output on the

## 25.8 I/O Registers

These I/O registers control and monitor TIMA operation:

- TIMA status and control register (TASC)
- TIMA control registers (TACNTH–TACNTL)
- TIMA counter modulo registers (TAMODH–TAMODL)
- TIMA channel status and control registers (TASC0, TASC1, TASC2, TASC3, TASC4 and TASC5)
- TIMA channel registers (TACH0H–TACH0L, TACH1H–TACH1L, TACH2H–TACH2L, TACH3H–TACH3L, TACH4H–TACH4L and TACH5H–TACH5L)

### 25.8.1 TIMA Status and Control Register

The TIMA status and control register:

- Enables TIMA overflow interrupts
- Flags TIMA overflows
- Stops the TIMA counter
- Resets the TIMA counter
- Prescales the TIMA counter clock

|          |                                                                                               |      |       |      |   |     |     |       |
|----------|-----------------------------------------------------------------------------------------------|------|-------|------|---|-----|-----|-------|
| Address: | \$0020                                                                                        |      |       |      |   |     |     |       |
|          | Bit 7                                                                                         | 6    | 5     | 4    | 3 | 2   | 1   | Bit 0 |
| Read:    | TOF                                                                                           | TOIE | TSTOP | 0    | 0 | PS2 | PS1 | PS0   |
| Write:   | 0                                                                                             |      |       | TRST | R |     |     |       |
| Reset:   | 0                                                                                             | 0    | 1     | 0    | 0 | 0   | 0   | 0     |
|          | <div style="border: 1px solid black; display: inline-block; padding: 2px;">R</div> = Reserved |      |       |      |   |     |     |       |

**Figure 25-4. TIMA Status and Control Register (TASC)**

#### TOF — TIMA Overflow Flag Bit

This read/write flag is set when the TIMA counter reaches the modulo value programmed in the TIMA counter modulo registers. Clear TOF by reading the TIMA status and control register when TOF is set and then writing a logic 0 to TOF. If another TIMA overflow occurs before the clearing sequence is complete, then writing logic 0 to TOF has no effect. Therefore, a TOF interrupt request cannot be lost due to inadvertent clearing of TOF. Reset clears the TOF bit. Writing a logic 1 to TOF has no effect.

1 = TIMA counter has reached modulo value.

0 = TIMA counter has not reached modulo value.

#### TOIE — TIMA Overflow Interrupt Enable Bit

This read/write bit enables TIMA overflow interrupts when the TOF bit becomes set. Reset clears the TOIE bit.

1 = TIMA overflow interrupts enabled

0 = TIMA overflow interrupts disabled

#### TSTOP — TIMA Stop Bit

This read/write bit stops the TIMA counter. Counting resumes when TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIMA counter until software clears the TSTOP bit.

1 = TIMA counter stopped

0 = TIMA counter active

## Timer Interface Module A (TIMA)

|                           |  |                           |       |       |       |       |       |       |       |
|---------------------------|--|---------------------------|-------|-------|-------|-------|-------|-------|-------|
| Register Name and Address |  | TACH0L — \$0028           |       |       |       |       |       |       |       |
|                           |  | Bit 7                     | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| Read:                     |  | Bit 7                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Write:                    |  | Bit 7                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Reset:                    |  | Indeterminate after Reset |       |       |       |       |       |       |       |

|                           |  |                           |        |        |        |        |        |       |       |
|---------------------------|--|---------------------------|--------|--------|--------|--------|--------|-------|-------|
| Register Name and Address |  | TACH1H — \$002A           |        |        |        |        |        |       |       |
|                           |  | Bit 7                     | 6      | 5      | 4      | 3      | 2      | 1     | Bit 0 |
| Read:                     |  | Bit 15                    | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Write:                    |  | Bit 15                    | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Reset:                    |  | Indeterminate after Reset |        |        |        |        |        |       |       |

|                           |  |                           |       |       |       |       |       |       |       |
|---------------------------|--|---------------------------|-------|-------|-------|-------|-------|-------|-------|
| Register Name and Address |  | TACH1L — \$002B           |       |       |       |       |       |       |       |
|                           |  | Bit 7                     | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| Read:                     |  | Bit 7                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Write:                    |  | Bit 7                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Reset:                    |  | Indeterminate after Reset |       |       |       |       |       |       |       |

|                           |  |                           |        |        |        |        |        |       |       |
|---------------------------|--|---------------------------|--------|--------|--------|--------|--------|-------|-------|
| Register Name and Address |  | TACH2H — \$002D           |        |        |        |        |        |       |       |
|                           |  | Bit 7                     | 6      | 5      | 4      | 3      | 2      | 1     | Bit 0 |
| Read:                     |  | Bit 15                    | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Write:                    |  | Bit 15                    | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Reset:                    |  | Indeterminate after Reset |        |        |        |        |        |       |       |

|                           |  |                           |       |       |       |       |       |       |       |
|---------------------------|--|---------------------------|-------|-------|-------|-------|-------|-------|-------|
| Register Name and Address |  | TACH2L — \$002E           |       |       |       |       |       |       |       |
|                           |  | Bit 7                     | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| Read:                     |  | Bit 7                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Write:                    |  | Bit 7                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Reset:                    |  | Indeterminate after Reset |       |       |       |       |       |       |       |

|                           |  |                           |        |        |        |        |        |       |       |
|---------------------------|--|---------------------------|--------|--------|--------|--------|--------|-------|-------|
| Register Name and Address |  | TACH3H — \$0030           |        |        |        |        |        |       |       |
|                           |  | Bit 7                     | 6      | 5      | 4      | 3      | 2      | 1     | Bit 0 |
| Read:                     |  | Bit 15                    | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Write:                    |  | Bit 15                    | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Reset:                    |  | Indeterminate after Reset |        |        |        |        |        |       |       |

|                           |  |                           |       |       |       |       |       |       |       |
|---------------------------|--|---------------------------|-------|-------|-------|-------|-------|-------|-------|
| Register Name and Address |  | TACH3L — \$0031           |       |       |       |       |       |       |       |
|                           |  | Bit 7                     | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| Read:                     |  | Bit 7                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Write:                    |  | Bit 7                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Reset:                    |  | Indeterminate after Reset |       |       |       |       |       |       |       |

**Figure 25-9. TIMA Channel Registers (TACH0H/L–TACH5H/L) (Sheet 2 of 3)**

## 27.3.1.3 Run Mode

This mode is entered from the reset mode after all MCU reset sources are no longer asserted. Run mode is entered from the BDLC wait mode whenever activity is sensed on the J1850 bus.

Run mode is entered from the BDLC stop mode whenever network activity is sensed, although messages will not be received properly until the clocks have stabilized and the CPU is in run mode also.

In this mode, normal network operation takes place. The user should ensure that all BDLC transmissions have ceased before exiting this mode.

## 27.3.1.4 BDLC Wait Mode

This power-conserving mode is entered automatically from run mode whenever the CPU executes a WAIT instruction and if the WCM bit in the BCR1 register is cleared previously.

In this mode, the BDLC internal clocks continue to run. The first passive-to-active transition of the bus generates a CPU interrupt request from the BDLC which wakes up the BDLC and the CPU. In addition, if the BDLC receives a valid EOF symbol while operating in wait mode, then the BDLC also will generate a CPU interrupt request which wakes up the BDLC and the CPU. See 27.7.1 Wait Mode.

## 27.3.1.5 BDLC Stop Mode

This power-conserving mode is entered automatically from run mode whenever the CPU executes a STOP instruction or if the CPU executes a WAIT instruction and the WCM bit in the BCR1 register is set previously.

In this mode, the BDLC internal clocks are stopped but the physical interface circuitry is placed in a low-power mode and awaits network activity. If network activity is sensed, then a CPU interrupt request will be generated, restarting the BDLC internal clocks. See 27.7.2 Stop Mode.

## 27.3.1.6 Digital Loopback Mode

When a bus fault has been detected, the digital loopback mode is used to determine if the fault condition is caused by failure in the node's internal circuits or elsewhere in the network, including the node's analog physical interface. In this mode, the transmit digital output pin (BDTxD) and the receive digital input pin (BDRxD) of the digital interface are disconnected from the analog physical interface and tied together to allow the digital portion of the BDLC to transmit and receive its own messages without driving the J1850 bus.

## 27.3.1.7 Analog Loopback Mode

Analog loopback is used to determine if a bus fault has been caused by a failure in the node's off-chip analog transceiver or elsewhere in the network. The BDLC analog loopback mode does not modify the digital transmit or receive functions of the BDLC. It does, however, ensure that once analog loopback mode is exited, the BDLC will wait for an idle bus condition before participation in network communication resumes. If the off-chip analog transceiver has a loopback mode, it usually causes the input to the output drive stage to be looped back into the receiver, allowing the node to receive messages it has transmitted without driving the J1850 bus. In this mode, the output to the J1850 bus is typically high impedance. This allows the communication path through the analog transceiver to be tested without interfering with network activity. Using the BDLC analog loopback mode in conjunction with the analog transceiver's loopback mode ensures that, once the off-chip analog transceiver has exited loopback mode, the BDLC will not begin communicating before a known condition exists on the J1850 bus.

Once the Tx shift register has completed its shifting operation for the current byte, the data byte in the Tx shadow register is loaded into the Tx shift register. After this transfer takes place, the Tx shadow register is ready to accept new data from the CPU when TDRE flag in BSVR is set.

## 27.5.4 Digital Loopback Multiplexer

The digital loopback multiplexer connects RxD to either BDTxD or BDRxD, depending on the state of the DLOOP bit in the BCR2 register (see 27.6.3 BDLC Control Register 2).

## 27.5.5 State Machine

All of the functions associated with performing the protocol are executed or controlled by the state machine. The state machine is responsible for framing, collision detection, arbitration, CRC generation/checking, and error detection. The following sections describe the BDLC's actions in a variety of situations.

### 27.5.5.1 4X Mode

The BDLC can exist on the same J1850 bus as modules which use a special 4X (41.6 kbps) mode of J1850 variable pulse width modulation (VPW) operation. The BDLC cannot transmit in 4X mode, but can receive messages in 4X mode, if the RX4X bit is set in BCR2 register. If the RX4X bit is not set in the BCR2 register, any 4X message on the J1850 bus is treated as noise by the BDLC and is ignored.

### 27.5.5.2 Receiving a Message in Block Mode

Although not a part of the SAE J1850 protocol, the BDLC does allow for a special block mode of operation of the receiver. As far as the BDLC is concerned, a block mode message is simply a long J1850 frame that contains an indefinite number of data bytes. All of the other features of the frame remain the same, including the SOF, CRC, and EOD symbols.

Another node wishing to send a block mode transmission must first inform all other nodes on the network that this is about to happen. This is usually accomplished by sending a special predefined message.

### 27.5.5.3 Transmitting a Message in Block Mode

A block mode message is transmitted inherently by simply loading the bytes one by one into the BDR register until the message is complete. The programmer should wait until the TDRE flag (see 27.6.4 BDLC State Vector Register) is set prior to writing a new byte of data into the BDR register. The BDLC does not contain any predefined maximum J1850 message length requirement.

### 27.5.5.4 J1850 Bus Errors


The BDLC detects several types of transmit and receive errors which can occur during the transmission of a message onto the J1850 bus.

#### Transmission Error

If the message transmitted by the BDLC contains invalid bits or framing symbols on non-byte boundaries, this constitutes a transmission error. When a transmission error is detected, the BDLC immediately will cease transmitting. The error condition (\$1C) is reflected in the BSVR register (see Table 27-5). If the interrupt enable bit (IE in BCR1) is set, a CPU interrupt request from the BDLC is generated.

### 27.6.1 BDLC Analog and Roundtrip Delay Register

This register programs the BDLC to compensate for various delays of different external transceivers. The default delay value is 16  $\mu$ s. Timing adjustments from 9  $\mu$ s to 24  $\mu$ s in steps of 1  $\mu$ s are available. The BARD register can be written only once after each reset, after which they become read-only bits. The register may be read at any time.



**Figure 27-15. BDLC Analog and Roundtrip Delay Register (BARD)**

#### ATE — Analog Transceiver Enable Bit

The analog transceiver enable (ATE) bit is used to select either the on-board or an off-chip analog transceiver.

- 1 = Select on-board analog transceiver
- 0 = Select off-chip analog transceiver

**NOTE**

*This device does not contain an on-board transceiver. This bit should be programmed to a 0 for proper operation.*

#### RXPOL — Receive Pin Polarity Bit

The receive pin polarity (RXPOL) bit is used to select the polarity of an incoming signal on the receive pin. Some external analog transceivers invert the receive signal from the J1850 bus before feeding it back to the digital receive pin.

- 1 = Select normal/true polarity; true non-inverted signal from the J1850 bus; for example, the external transceiver does not invert the receive signal
- 0 = Select inverted polarity, where an external transceiver inverts the receive signal from the J1850 bus

#### B03–B00 — BARD Offset Bits

Table 27-2 shows the expected transceiver delay with respect to BARD offset values.

**Table 27-2. BDLC Transceiver Delay**

| BARD Offset Bits B0[3:0] | Corresponding Expected Transceiver's Delays ( $\mu$ s) |
|--------------------------|--------------------------------------------------------|
| 0000                     | 9                                                      |
| 0001                     | 10                                                     |
| 0010                     | 11                                                     |
| 0011                     | 12                                                     |
| 0100                     | 13                                                     |
| 0101                     | 14                                                     |
| 0110                     | 15                                                     |
| 0111                     | 16                                                     |

## 28.2 Mechanical Specifications

### 28.2.1 51-Pin Plastic Leaded Chip Carrier (PLCC)

