



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details


|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | 8051  |
| Core Size                  | 8-Bit   |
| Speed                      | 24MHz   |
| Connectivity               | UART/USART  |
| Peripherals                | WDT   |
| Number of I/O              | 32  |
| Program Memory Size        | 20KB (20K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 40-DIP (0.600", 15.24mm)  |
| Supplier Device Package    | 40-PDIP   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/at89c55wd-24pu">https://www.e-xfl.com/product-detail/microchip-technology/at89c55wd-24pu</a> |

## 2. Pin Configurations


### 2.1 44A – 44-lead TQFP



### 2.2 44J – 44-lead PLCC



### 2.3 40P6 – 40-lead PDIP



Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

**Timer 2 Registers:** Control and status bits are contained in registers T2CON (shown in Table 5-2) and T2MOD (shown in Table 5-2) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit auto-reload mode.

**Interrupt Registers:** The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the six interrupt sources in the IP register.

**Dual Data Pointer Registers:** To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

**Power Off Flag:** The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to “1” during power up. It can be set and reset under software control and is not affected by reset.

**Table 5-2.** T2CON—Timer/Counter 2 Control Register

T2CON Address = 0C8H

Reset Value = 0000 0000B

Bit Addressable

|     |     |      |      |      |       |     |                    |                      |
|-----|-----|------|------|------|-------|-----|--------------------|----------------------|
| Bit | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/ $\overline{T}2$ | CP/ $\overline{RL}2$ |
|     | 7   | 6    | 5    | 4    | 3     | 2   | 1                  | 0                    |

| Symbol               | Function   |
|----------------------|--|
| TF2                  | Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1.   |
| EXF2                 | Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).  |
| RCLK                 | Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.   |
| TCLK                 | Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.   |
| EXEN2                | Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.  |
| TR2                  | Start/Stop control for Timer 2. TR2 = 1 starts the timer.  |
| C/ $\overline{T}2$   | Timer or counter select for Timer 2. C/ $\overline{T}2$ = 0 for timer function. C/ $\overline{T}2$ = 1 for external event counter (falling edge triggered).  |
| CP/ $\overline{RL}2$ | Capture/Reload select. CP/ $\overline{RL}2$ = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. CP/ $\overline{RL}2$ = 0 causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow. |

## 6. Memory Organization

The MCS-51 devices have a separate address space for Program and Data Memory. Up to 64 Kbytes each of external Program and Data Memory can be addressed.

### 6.1 Program Memory

If the  $\overline{EA}$  pin is connected to GND, all program fetches are directed to external memory.

On the AT89C55WD, if  $\overline{EA}$  is connected to  $V_{CC}$ , program fetches to addresses 0000H through 4FFFH are directed to internal memory and fetches to addresses 5000H through FFFFH are to external memory.

### 6.2 Data Memory

The AT89C55WD implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions that use direct addressing access SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

```
MOV 0A0H, #data
```

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

```
MOV @R0, #data
```

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

## 7. Hardware Watchdog Timer (One-time Enabled with Reset-out)


The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 13-bit counter and the WatchDog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT time-out period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

**Table 12-2.** T2MOD – Timer 2 Mode Control Register

|                      |   |   |   |   |   |                          |      |
|----------------------|---|---|---|---|---|--------------------------|------|
| T2MOD Address = 0C9H |   |   |   |   |   | Reset Value = XXXX XX00B |      |
| Not Bit Addressable  |   |   |   |   |   |                          |      |
| Bit                  | – | – | – | – | – | T2OE                     | DCEN |
|                      | 7 | 6 | 5 | 4 | 3 | 2                        | 1    |

| Symbol | Function   |
|--------|--|
| –      | Not implemented, reserved for future                                     |
| T2OE   | Timer 2 Output Enable bit  |
| DCEN   | When set, this bit allows Timer 2 to be configured as an up/down counter |

**Figure 12-3.** Timer 2 Auto Reload Mode (DCEN = 1)



## 13. Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 5-2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 13-1.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{Timer 2 Overflow Rate}}{16}$$


The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation ( $CP/\overline{T2} = 0$ ). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

$$\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [65536 - \text{RCAP2H}, \text{RCAP2L}]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 13-1. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running ( $TR2 = 1$ ) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

**Figure 13-1. Timer 2 in Baud Rate Generator Mode**


## 14. Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 14-1. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz for a 16 MHz operating frequency.


To configure the Timer/Counter 2 as a clock generator, bit  $C/\overline{T}2$  (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

$$\text{Clock-Out Frequency} = \frac{\text{Oscillator Frequency}}{4 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

**Figure 14-1.** Timer 2 in Clock-Out Mode



## 15. Interrupts

The AT89C55WD has a total of six interrupt vectors: two external interrupts ( $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$ ), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 15-1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 5 shows that bit position IE.6 is unimplemented. User software should not write a '1' to this bit position, since it may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.



The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.

**Table 15-1.** Interrupt Enable (IE) Register


| (MSB)                                  |   |     |    | (LSB) |     |     |     |
|--|---|-----|----|-------|-----|-----|-----|
| EA                                     | – | ET2 | ES | ET1   | EX1 | ET0 | EX0 |
| Enable Bit = 1 enables the interrupt.  |   |     |    |       |     |     |     |
| Enable Bit = 0 disables the interrupt. |   |     |    |       |     |     |     |

| Symbol | Position | Function  |
|--------|----------|---|
| EA     | IE.7     | Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. |
| –      | IE.6     | Reserved.   |
| ET2    | IE.5     | Timer 2 interrupt enable bit.   |
| ES     | IE.4     | Serial Port interrupt enable bit.   |
| ET1    | IE.3     | Timer 1 interrupt enable bit.   |
| EX1    | IE.2     | External interrupt 1 enable bit.  |
| ET0    | IE.1     | Timer 0 interrupt enable bit.   |
| EX0    | IE.0     | External interrupt 0 enable bit.  |

User software should never write 1s to reserved bits, because they may be used in future AT89 products.

**Figure 15-1.** Interrupt Sources



## 16. Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 18-1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 18-2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

## 17. Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

## 18. Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before  $V_{CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

## 19. Program Memory Lock Bits

The AT89C55WD has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

**Table 19-1.** Lock Bit Protection Modes

| Program Lock Bits |     |     |     | Protection Type   |
|-------------------|-----|-----|-----|---|
|                   | LB1 | LB2 | LB3 |   |
| 1                 | U   | U   | U   | No program lock features.   |
| 2                 | P   | U   | U   | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on reset, and further programming of the Flash memory is disabled. |
| 3                 | P   | P   | U   | Same as mode 2, but verify is also disabled.  |
| 4                 | P   | P   | P   | Same as mode 3, but external execution is also disabled.  |

When lock bit 1 is programmed, the logic level at the  $\overline{EA}$  pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of  $\overline{EA}$  must agree with the current logic level at that pin in order for the device to function properly.

## 20. Programming the Flash






The AT89C55WD is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89C55WD code memory array is programmed byte-by-byte.

**Programming Algorithm:** Before programming the AT89C55WD, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 21-1 and 21-2. To program the AT89C55WD, take the following steps:


1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise  $\overline{EA}/V_{PP}$  to 12V.
5. Pulse  $ALE/\overline{PROG}$  once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50  $\mu$ s. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

**Table 21-1. Flash Programming Modes**


| Mode                   | V <sub>CC</sub> | RST | PSEN | ALE/<br>PROG   | EA/<br>V <sub>PP</sub> | P2.6 | P2.7 | P3.3 | P3.6 | P3.7 | P0.7-0<br>Data         | P3.4    | P2.5-0  | P1.7-0 |
|------------------------|-----------------|-----|------|--|------------------------|------|------|------|------|------|------------------------|---------|---------|--------|
|                        |                 |     |      |  |                        |      |      |      |      |      |                        | Address |         |        |
| Write Code Data        | 5V              | H   | L    |  <sup>(1)</sup> | 12V                    | L    | H    | H    | H    | H    | D <sub>IN</sub>        | A14     | A13-8   | A7-0   |
| Read Code Data         | 5V              | H   | L    | H  | H/12V                  | L    | L    | L    | H    | H    | D <sub>OUT</sub>       | A14     | A13-8   | A7-0   |
| Write Lock Bit 1       | 6.5 V           | H   | L    |  <sup>(2)</sup> | 12V                    | H    | H    | H    | H    | H    | X                      | X       | X       | X      |
| Write Lock Bit 2       | 6.5 V           | H   | L    |  <sup>(2)</sup> | 12V                    | H    | H    | H    | L    | L    | X                      | X       | X       | X      |
| Write Lock Bit 3       | 6.5 V           | H   | L    |  <sup>(2)</sup> | 12V                    | H    | L    | H    | H    | L    | X                      | X       | X       | X      |
| Read Lock Bits 1, 2, 3 | 5V              | H   | L    | H  | H                      | H    | H    | L    | H    | L    | P0.2,<br>P0.3,<br>P0.4 | X       | X       | X      |
| Chip Erase             | 6.5 V           | H   | L    |  <sup>(3)</sup> | 12V                    | H    | L    | H    | L    | L    | X                      | X       | X       | X      |
| Read Atmel ID          | 5V              | H   | L    | H  | H                      | L    | L    | L    | L    | L    | 1EH                    | X       | XX 0000 | 00H    |
| Read Device ID         | 5V              | H   | L    | H  | H                      | L    | L    | L    | L    | L    | 55H                    | X       | XX 0001 | 00H    |
| Read Device ID         | 5V              | H   | L    | H  | H                      | L    | L    | L    | L    | L    | 06H                    | X       | XX 0010 | 00H    |

Notes: 1. Write Code Data requires a 200 ns PROG pulse.  
2. Write Lock Bits requires a 100 µs PROG pulse.  
3. Chip Erase requires a 200 ns - 500 ns PROG pulse.  
4. RDY/BSY signal is output on P3.0 during programming.

**Figure 21-1.** Programming the Flash Memory




**Figure 21-2.** Verifying the Flash Memory




Note: \*Programming address line A14 (P3.4) is not the same as the external memory address line A14 (P2.6).


## 23. Flash Programming and Verification Waveforms



## 24. Lock Bit Programming



## 25. Parallel Chip Erase Mode



## 26. Absolute Maximum Ratings\*

|  |                 |
|--|-----------------|
| Operating Temperature.....                         | -55°C to +125°C |
| Storage Temperature .....                          | -65°C to +150°C |
| Voltage on Any Pin<br>with Respect to Ground ..... | -1.0V to +7.0V  |
| Maximum Operating Voltage .....                    | 6.6V            |
| DC Output Current.....                             | 15.0 mA         |

**\*NOTICE:** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 27. DC Characteristics

The values shown in this table are valid for  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  and  $V_{CC} = 4.0\text{V}$  to  $5.5\text{V}$ , unless otherwise noted.

| Symbol    | Parameter   | Condition   | Min              | Max              | Units            |
|-----------|---|---|------------------|------------------|------------------|
| $V_{IL}$  | Input Low Voltage   | (Except $\overline{EA}$ )                                   | -0.5             | $0.2 V_{CC}-0.1$ | V                |
| $V_{IL1}$ | Input Low Voltage ( $\overline{EA}$ )                               |   | -0.5             | $0.2 V_{CC}-0.3$ | V                |
| $V_{IH}$  | Input High Voltage  | (Except XTAL1, RST)   | $0.2 V_{CC}+0.9$ | $V_{CC}+0.5$     | V                |
| $V_{IH1}$ | Input High Voltage  | (XTAL1, RST)  | $0.7 V_{CC}$     | $V_{CC}+0.5$     | V                |
| $V_{OL}$  | Output Low Voltage <sup>(1)</sup> (Ports 1,2,3)                     | $I_{OL} = 1.6 \text{ mA}$                                   |                  | 0.45             | V                |
| $V_{OL1}$ | Output Low Voltage <sup>(1)</sup> (Port 0, ALE, $\overline{PSEN}$ ) | $I_{OL} = 3.2 \text{ mA}$                                   |                  | 0.45             | V                |
| $V_{OH}$  | Output High Voltage<br>(Ports 1,2,3, ALE, $\overline{PSEN}$ )       | $I_{OH} = -60 \mu\text{A}$ , $V_{CC} = 5\text{V} \pm 10\%$  | 2.4              |                  | V                |
|           |   | $I_{OH} = -25 \mu\text{A}$                                  | $0.75 V_{CC}$    |                  | V                |
|           |   | $I_{OH} = -10 \mu\text{A}$                                  | $0.9 V_{CC}$     |                  | V                |
| $V_{OH1}$ | Output High Voltage<br>(Port 0 in External Bus Mode)                | $I_{OH} = -800 \mu\text{A}$ , $V_{CC} = 5\text{V} \pm 10\%$ | 2.4              |                  | V                |
|           |   | $I_{OH} = -300 \mu\text{A}$                                 | $0.75 V_{CC}$    |                  | V                |
|           |   | $I_{OH} = -80 \mu\text{A}$                                  | $0.9 V_{CC}$     |                  | V                |
| $I_{IL}$  | Logical 0 Input Current (Ports 1,2,3)                               | $V_{IN} = 0.45\text{V}$                                     |                  | -50              | $\mu\text{A}$    |
| $I_{TL}$  | Logical 1 to 0 Transition Current (Ports 1,2,3)                     | $V_{IN} = 2\text{V}$ , $V_{CC} = 5\text{V} \pm 10\%$        |                  | -650             | $\mu\text{A}$    |
| $I_{LI}$  | Input Leakage Current (Port 0, $\overline{EA}$ )                    | $0.45 < V_{IN} < V_{CC}$                                    |                  | $\pm 10$         | $\mu\text{A}$    |
| RRST      | Reset Pulldown Resistor   |   | 10               | 30               | $\text{k}\Omega$ |
| $C_{IO}$  | Pin Capacitance   | Test Freq. = 1 MHz, $T_A = 25^{\circ}\text{C}$              |                  | 10               | pF               |
| $I_{CC}$  | Power Supply Current  | Active Mode, 12 MHz   |                  | 25               | mA               |
|           |   | Idle Mode, 12 MHz   |                  | 6.5              | mA               |
|           | Power-down Mode <sup>(1)</sup>                                      | $V_{CC} = 5.5\text{V}$                                      |                  | 100              | $\mu\text{A}$    |

- Notes: 1. Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:  
Maximum  $I_{OL}$  per port pin: 10 mA  
Maximum  $I_{OL}$  per 8-bit port:  
Port 0: 26 mA      Ports 1, 2, 3: 15 mA  
Maximum total  $I_{OL}$  for all output pins: 71 mA  
If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
2. Minimum  $V_{CC}$  for Power-down is 2V.



## 28. AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ $\overline{\text{PROG}}$ , and  $\overline{\text{PSEN}}$  = 100 pF; load capacitance for all other outputs = 80 pF.

### 28.1 External Program and Data Memory Characteristics

| Symbol              | Parameter   | 12 MHz Oscillator |     | Variable Oscillator    |                        | Units |
|---------------------|---|-------------------|-----|------------------------|------------------------|-------|
|                     |   | Min               | Max | Min                    | Max                    |       |
| $1/t_{\text{CLCL}}$ | Oscillator Frequency  |                   |     | 0                      | 33                     | MHz   |
| $t_{\text{LHLL}}$   | ALE Pulse Width   | 127               |     | $2t_{\text{CLCL}}-40$  |                        | ns    |
| $t_{\text{AVLL}}$   | Address Valid to ALE Low  | 43                |     | $t_{\text{CLCL}}-25$   |                        | ns    |
| $t_{\text{LLAX}}$   | Address Hold After ALE Low  | 48                |     | $t_{\text{CLCL}}-25$   |                        | ns    |
| $t_{\text{LLIV}}$   | ALE Low to Valid Instruction In                                   |                   | 233 |                        | $4t_{\text{CLCL}}-65$  | ns    |
| $t_{\text{LLPL}}$   | ALE Low to $\overline{\text{PSEN}}$ Low                           | 43                |     | $t_{\text{CLCL}}-25$   |                        | ns    |
| $t_{\text{PLPH}}$   | $\overline{\text{PSEN}}$ Pulse Width                              | 205               |     | $3t_{\text{CLCL}}-45$  |                        | ns    |
| $t_{\text{PLIV}}$   | $\overline{\text{PSEN}}$ Low to Valid Instruction In              |                   | 145 |                        | $3t_{\text{CLCL}}-60$  | ns    |
| $t_{\text{PXIX}}$   | Input Instruction Hold After $\overline{\text{PSEN}}$             | 0                 |     | 0                      |                        | ns    |
| $t_{\text{PXIZ}}$   | Input Instruction Float After $\overline{\text{PSEN}}$            |                   | 59  |                        | $t_{\text{CLCL}}-25$   | ns    |
| $t_{\text{PXAV}}$   | $\overline{\text{PSEN}}$ to Address Valid                         | 75                |     | $t_{\text{CLCL}}-8$    |                        | ns    |
| $t_{\text{AVIV}}$   | Address to Valid Instruction In                                   |                   | 312 |                        | $5t_{\text{CLCL}}-80$  | ns    |
| $t_{\text{PLAZ}}$   | $\overline{\text{PSEN}}$ Low to Address Float                     |                   | 10  |                        | 10                     | ns    |
| $t_{\text{RLRH}}$   | $\overline{\text{RD}}$ Pulse Width                                | 400               |     | $6t_{\text{CLCL}}-100$ |                        | ns    |
| $t_{\text{WLWH}}$   | $\overline{\text{WR}}$ Pulse Width                                | 400               |     | $6t_{\text{CLCL}}-100$ |                        | ns    |
| $t_{\text{RLDV}}$   | $\overline{\text{RD}}$ Low to Valid Data In                       |                   | 252 |                        | $5t_{\text{CLCL}}-90$  | ns    |
| $t_{\text{RHDX}}$   | Data Hold After $\overline{\text{RD}}$                            | 0                 |     | 0                      |                        | ns    |
| $t_{\text{RHDZ}}$   | Data Float After $\overline{\text{RD}}$                           |                   | 97  |                        | $2t_{\text{CLCL}}-28$  | ns    |
| $t_{\text{LLDV}}$   | ALE Low to Valid Data In  |                   | 517 |                        | $8t_{\text{CLCL}}-150$ | ns    |
| $t_{\text{AVDV}}$   | Address to Valid Data In  |                   | 585 |                        | $9t_{\text{CLCL}}-165$ | ns    |
| $t_{\text{LLWL}}$   | ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low   | 200               | 300 | $3t_{\text{CLCL}}-50$  | $3t_{\text{CLCL}}+50$  | ns    |
| $t_{\text{AVWL}}$   | Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low   | 203               |     | $4t_{\text{CLCL}}-75$  |                        | ns    |
| $t_{\text{QVWX}}$   | Data Valid to $\overline{\text{WR}}$ Transition                   | 23                |     | $t_{\text{CLCL}}-30$   |                        | ns    |
| $t_{\text{QVWH}}$   | Data Valid to $\overline{\text{WR}}$ High                         | 433               |     | $7t_{\text{CLCL}}-130$ |                        | ns    |
| $t_{\text{WHQX}}$   | Data Hold After $\overline{\text{WR}}$                            | 33                |     | $t_{\text{CLCL}}-25$   |                        | ns    |
| $t_{\text{RLAZ}}$   | $\overline{\text{RD}}$ Low to Address Float                       |                   | 0   |                        | 0                      | ns    |
| $t_{\text{WHLH}}$   | $\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High | 43                | 123 | $t_{\text{CLCL}}-25$   | $t_{\text{CLCL}}+25$   | ns    |





## 38. Ordering Information


### 38.1 Green Package Option (Pb/Halide-free)

| Speed (MHz) | Power Supply | Ordering Code                                      | Package            | Operation Range                 |
|-------------|--------------|--|--------------------|---------------------------------|
| 24          | 4.0V to 5.5V | AT89C55WD-24AU<br>AT89C55WD-24JU<br>AT89C55WD-24PU | 44A<br>44J<br>40P6 | Industrial<br>(-40° C to 85° C) |
| 33          | 4.5V to 5.5V | AT89C55WD-33AU<br>AT89C55WD-33JU<br>AT89C55WD-33PU | 44A<br>44J<br>40P6 | Industrial<br>(-40° C to 85° C) |

| Package Type |   |
|--------------|---|
| <b>44A</b>   | 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)    |
| <b>44J</b>   | 44-lead, Plastic J-leaded Chip Carrier (PLCC)           |
| <b>40P6</b>  | 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP) |

## 39. Package Information

### 39.1 44A – TQFP



**COMMON DIMENSIONS**  
(Unit of Measure = mm)


| SYMBOL | MIN      | NOM   | MAX   | NOTE   |
|--------|----------|-------|-------|--------|
| A      | –        | –     | 1.20  |        |
| A1     | 0.05     | –     | 0.15  |        |
| A2     | 0.95     | 1.00  | 1.05  |        |
| D      | 11.75    | 12.00 | 12.25 |        |
| D1     | 9.90     | 10.00 | 10.10 | Note 2 |
| E      | 11.75    | 12.00 | 12.25 |        |
| E1     | 9.90     | 10.00 | 10.10 | Note 2 |
| B      | 0.30     | –     | 0.45  |        |
| C      | 0.09     | –     | 0.20  |        |
| L      | 0.45     | –     | 0.75  |        |
| e      | 0.80 TYP |       |       |        |

- Notes:
1. This package conforms to JEDEC reference MS-026, Variation ACB.
  2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
  3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

|  |  |                    |             |
|--|--|--------------------|-------------|
| 2325 Orchard Parkway<br>San Jose, CA 95131 | <b>TITLE</b>   | <b>DRAWING NO.</b> | <b>REV.</b> |
|  | <b>44A</b> , 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,<br>0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) | 44A                | B           |

### 39.2 44J – PLCC



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

| SYMBOL | MIN       | NOM | MAX    | NOTE   |
|--------|-----------|-----|--------|--------|
| A      | 4.191     | —   | 4.572  |        |
| A1     | 2.286     | —   | 3.048  |        |
| A2     | 0.508     | —   | —      |        |
| D      | 17.399    | —   | 17.653 |        |
| D1     | 16.510    | —   | 16.662 | Note 2 |
| E      | 17.399    | —   | 17.653 |        |
| E1     | 16.510    | —   | 16.662 | Note 2 |
| D2/E2  | 14.986    | —   | 16.002 |        |
| B      | 0.660     | —   | 0.813  |        |
| B1     | 0.330     | —   | 0.533  |        |
| e      | 1.270 TYP |     |        |        |

- Notes:
1. This package conforms to JEDEC reference MS-018, Variation AC.
  2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010" (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
  3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01

2325 Orchard Parkway  
San Jose, CA 95131

**TITLE**

**44J**, 44-lead, Plastic J-leaded Chip Carrier (PLCC)


**DRAWING NO.**

44J

**REV.**

B

### 39.3 40P6 – PDIP



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

| SYMBOL | MIN       | NOM | MAX    | NOTE   |
|--------|-----------|-----|--------|--------|
| A      | –         | –   | 4.826  |        |
| A1     | 0.381     | –   | –      |        |
| D      | 52.070    | –   | 52.578 | Note 2 |
| E      | 15.240    | –   | 15.875 |        |
| E1     | 13.462    | –   | 13.970 | Note 2 |
| B      | 0.356     | –   | 0.559  |        |
| B1     | 1.041     | –   | 1.651  |        |
| L      | 3.048     | –   | 3.556  |        |
| C      | 0.203     | –   | 0.381  |        |
| eB     | 15.494    | –   | 17.526 |        |
| e      | 2.540 TYP |     |        |        |

- Notes:
1. This package conforms to JEDEC reference MS-011, Variation AC.
  2. Dimensions D and E1 do not include mold Flash or Protrusion.  
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

09/28/01

|  |  |                            |                  |
|--|--|----------------------------|------------------|
| 2325 Orchard Parkway<br>San Jose, CA 95131 | <b>TITLE</b><br><b>40P6</b> , 40-lead (0.600"/15.24 mm Wide) Plastic Dual<br>Inline Package (PDIP) | <b>DRAWING NO.</b><br>40P6 | <b>REV.</b><br>B |
|--|--|----------------------------|------------------|