E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 32KB (11K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 10x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24fj32ga102-e-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

5.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.6 "Programming Operations"** for further details.

5.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit
 - 1 = A Brown-out Reset has occurred. Note that BOR is also set after a Power-on Reset.
 - 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

| Flag Bit | Setting Event | Clearing Event |
|-------------------|--|-------------------------|
| TRAPR (RCON<15>) | Trap Conflict Event | POR |
| IOPUWR (RCON<14>) | Illegal Opcode or Uninitialized W Register Access | POR |
| CM (RCON<9>) | Configuration Mismatch Reset | POR |
| EXTR (RCON<7>) | MCLR Reset | POR |
| SWR (RCON<6>) | RESET Instruction | POR |
| WDTO (RCON<4>) | WDT Time-out | PWRSAV Instruction, POR |
| SLEEP (RCON<3>) | PWRSAV #SLEEP Instruction | POR |
| IDLE (RCON<2>) | PWRSAV #IDLE Instruction | POR |
| BOR (RCON<1>) | POR, BOR | — |
| POR (RCON<0>) | POR | _ |
| DPSLP (RCON<10>) | PWRSAV #SLEEP instruction with DSCON <dsen> set</dsen> | POR |

TABLE 6-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0 "Oscillator Configuration"** for further details.

TABLE 6-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK
SWITCHING ENABLED)

| Reset Type | Clock Source Determinant |
|------------|--------------------------|
| POR | FNOSC Configuration bits |
| BOR | (CW2<10:8>) |
| MCLR | COSC Control bits |
| WDTO | (OSCCON<14:12>) |
| SWR | |

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. Note that the System Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

| Reset Type | Clock Source | SYSRST Delay | System Clock Delay | Notes |
|--------------------|--------------|---------------------|-----------------------|---------------------|
| POR ⁽⁶⁾ | EC | TPOR + TRST + TPWRT | _ | 1, 2, 3, 8 |
| | FRC, FRCDIV | TPOR + TRST + TPWRT | TFRC | 1, 2, 3, 4, 7, 8 |
| | LPRC | TPOR + TRST + TPWRT | TLPRC | 1, 2, 3, 4, 8 |
| | ECPLL | TPOR + TRST + TPWRT | TLOCK | 1, 2, 3, 5, 8 |
| | FRCPLL | TPOR + TRST + TPWRT | TFRC + TLOCK | 1, 2, 3, 4, 5, 7, 8 |
| | XT, HS, SOSC | TPOR+ TRST + TPWRT | Tost | 1, 2, 3, 6, 8 |
| | XTPLL, HSPLL | TPOR + TRST + TPWRT | TOST + TLOCK | 1, 2, 3, 5, 6, 8 |
| BOR | EC | TRST + TPWRT | _ | 2, 3, 8 |
| | FRC, FRCDIV | TRST + TPWRT | TFRC | 2, 3, 4, 7, 8 |
| | LPRC | Trst + Tpwrt | TLPRC | 2, 3, 4, 8 |
| | ECPLL | TRST + TPWRT | Тьоск | 2, 3, 5, 8 |
| | FRCPLL | TRST + TPWRT | TFRC + TLOCK | 2, 3, 4, 5, 7, 8 |
| | XT, HS, SOSC | Trst + Tpwrt | Tost | 2, 3, 6, 8 |
| | XTPLL, HSPLL | TRST + TPWRT | TFRC + TLOCK | 2, 3, 4, 5, 8 |
| All Others | Any Clock | Trst | _ | 2, 8 |

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay.

- 2: TRST = Internal State Reset time.
- 3: TPWRT = 64 ms nominal if regulator is disabled (DISVREG tied to VDD).
- 4: TFRC and TLPRC = RC Oscillator start-up times.
- **5:** TLOCK = PLL lock time.
- **6:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.
- 7: If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.
- **8:** TRST = Configuration setup time.

Note: For detailed operating frequency and timing specifications, see Section 28.0 "Electrical Characteristics".

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

| Note: | At a device | At a device Reset, the IPCx registers are | | | | | | | | |
|-------|---|---|------|-----|------|-----------|--|--|--|--|
| | initialized, | such | that | all | user | interrupt | | | | |
| | sources are assigned to priority level 4. | | | | | | | | | |

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

REGISTER 8-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

| | 11.0 | | | | | D/M/ 0 | D/M/ 0 |
|---------------|--------------------|--------------------|------------------|--|-------------------|-------------------------|---------------|
| | 0-0 | | | | | | |
| RUEN | | RUSSLP | RUSEL | RODIV3 | RODIVZ | RODIVI | RODIVU |
| DIT 15 | | | | | | | DIT 8 |
| 11-0 | 11-0 | 11-0 | 11-0 | 11-0 | 11-0 | 11-0 | 11-0 |
| 0-0 | 0-0 | 0-0 | 0-0 | 0-0 | 0-0 | 0-0 | 0-0 |
| | | | | _ | | | — — |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable I | oit | U = Unimplen | nented bit, read | l as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| | | | | 0 2000 0.00 | | | |
| bit 15 | ROEN: Refer | ence Oscillator | Output Enable | e bit | | | |
| | 1 = Reference | e oscillator is er | nabled on REF | O pin | | | |
| | 0 = Reference | e oscillator is di | sabled | | | | |
| bit 14 | Unimplemen | ted: Read as '0 |)' | | | | |
| bit 13 | ROSSLP: Re | eference Oscilla | tor Output Stop | p in Sleep bit | | | |
| | 1 = Reference | e oscillator cont | inues to run in | Sleep | | | |
| | 0 = Reference | e oscillator is di | sabled in Slee | р | | | |
| bit 12 | ROSEL: Refe | erence Oscillato | r Source Sele | ct bit | | | |
| | 1 = Primary (| Oscillator is use | d as the base | clock. Note that | t the crystal osc | cillator must be | enabled using |
| | | C<2:U> DIts; the | the base cloc | ains the operation k: base clock re | on in Sieep mo | ae. k switching of t | he device |
| bit 11-8 | | · Reference Os | cillator Divisor | Select hits | | R Switching of t | |
| bit II-0 | 1111 = Base | clock value divi | ided by 32 768 | | | | |
| | 1110 = Base | clock value divi | ided by 16,384 | ļ | | | |
| | 1101 = Base | clock value divi | ided by 8,192 | | | | |
| | 1100 = Base | clock value div | ided by 4,096 | | | | |
| | 1011 = Base | clock value divi | ided by 2,048 | | | | |
| | 1010 = Base | clock value divi | ided by 1,024 | | | | |
| | 1000 = Base | clock value divi | ided by 256 | | | | |
| | 0111 = Base | clock value div | ided by 128 | | | | |
| | 0110 = Base | clock value div | ided by 64 | | | | |
| | 0101 = Base | clock value div | ided by 32 | | | | |
| | 0100 = Base | CIOCK VAIUE divi | ided by 16 | | | | |
| | 0011 = Base | clock value divi | ided by 8 | | | | |
| | 0001 = Base | clock value divi | ided by 2 | | | | |
| | 0000 = Base | clock value | | | | | |
| bit 7-0 | Unimplemen | ted: Read as 'o |)' | | | | |

9.2.4.3 Exiting Deep Sleep Mode

Deep Sleep mode exits on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the $\overline{\text{MCLR}}$ pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

Note: Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep mode generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and the DSWDT bit.

Wake-up events that occur from the time Deep Sleep exits, until the time that the POR sequence completes, are ignored, and are not captured in the DSWAKE register.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

9.2.4.4 Deep Sleep Wake-up Time

Since wake-up from Deep Sleep results in a POR, the wake-up time from Deep Sleep is the same as the device POR time. Also, because the internal regulator is turned off, the voltage on VCAP may drop depending on how long the device is asleep. If VCAP has dropped below 2V, then there will be additional wake-up time while the regulator charges VCAP.

Deep Sleep wake-up time is specified in **Section 28.0 "Electrical Characteristics**" as TDSWU. This specification indicates the worst-case wake-up time, including the full POR Reset time (including TPOR and TRST), as well as the time to fully charge a 10 μ F capacitor on VCAP which has discharged to 0V. Wake-up may be significantly faster if VCAP has not discharged.

9.2.4.5 Saving Context Data with the DSGPR0/DSGPR1 Registers

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VDDCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

9.2.4.6 I/O Pins During Deep Sleep

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRIS bit is set) prior to entry into Deep Sleep remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRIS bit is clear) prior to entry into Deep Sleep remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LAT bit at the time of entry into Deep Sleep. NOTES:

REGISTER 10-13: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

| U-0 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|--------|-----|-----|--------|--------|--------|--------|--------|
| — | | — | SCK2R4 | SCK2R3 | SCK2R2 | SCK2R1 | SCK2R0 |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|-----|-----|--------|--------|--------|--------|--------|
| — | — | — | SDI2R4 | SDI2R3 | SDI2R2 | SDI2R1 | SDI2R0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| bit 15-13 | Unimplemented: Read as '0' |
|-----------|--|
| bit 12-8 | SCK2R<4:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits |
| bit 7-5 | Unimplemented: Read as '0' |
| bit 4-0 | SDI2R<4:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits |

REGISTER 10-14: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| _ | _ | — | — | — | — | _ | — |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|-----|-----|-------|-------|-------|-------|-------|
| — | — | — | SS2R4 | SS2R3 | SS2R2 | SS2R1 | SS2R0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

REGISTER 10-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------------------------|-----|-----|------------------------------------|-------|-----------------|-------|-------|
| _ | — | — | RP9R4 | RP9R3 | RP9R2 | RP9R1 | RP9R0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | RP8R4 | RP8R3 | RP8R2 | RP8R1 | RP8R0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR '1' = Bit is se | | | '0' = Bit is clea | ared | x = Bit is unkr | nown | |
| | | | | | | | |
| | | | | | | | |

bit 15-13 Unimplemented: Read as '0'

- bit 12-8
 RP9R<4:0>: RP9 Output Pin Mapping bits

 Peripheral output number n is assigned to pin, RP9 (see Table 10-3 for peripheral function numbers).

 bit 7-5
 Unimplemented: Read as '0'
- bit 4-0 **RP8R<4:0>:** RP8 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP8 (see Table 10-3 for peripheral function numbers).

REGISTER 10-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|-----|--------|--------|--------|--------|--------|
| _ | — | — | RP11R4 | RP11R3 | RP11R2 | RP11R1 | RP11R0 |
| bit 15 | | | | | • | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | RP10R4 | RP10R3 | RP10R2 | RP10R1 | RP10R0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Logond | | | | | | | |

| Legena. | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** RP11 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP11 (see Table 10-3 for peripheral function numbers).

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** RP10 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP10 (see Table 10-3 for peripheral function numbers).

REGISTER 10-21: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|-----|--------|--------|--------|--------|--------|
| — | — | | RP13R4 | RP13R3 | RP13R2 | RP13R1 | RP13R0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | — | RP12R4 | RP12R3 | RP12R2 | RP12R1 | RP12R0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-13 | Unimplemented: Read as '0' |
|-----------|---|
| bit 12-8 | RP13R<4:0>: RP13 Output Pin Mapping bits |
| | Peripheral output number n is assigned to pin, RP13 (see Table 10-3 for peripheral function numbers). |
| bit 7-5 | Unimplemented: Read as '0' |
| bit 4-0 | RP12R<4:0>: RP12 Output Pin Mapping bits |
| | Peripheral output number n is assigned to pin, RP12 (see Table 10-3 for peripheral function numbers). |

REGISTER 10-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|-----|--------|--------|--------|--------|--------|
| — | — | — | RP15R4 | RP15R3 | RP15R2 | RP15R1 | RP15R0 |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-----|--------|--------|--------|--------|--------|
| — | — | — | RP14R4 | RP14R3 | RP14R2 | RP14R1 | RP14R0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** RP15 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP0 (see Table 10-3 for peripheral function numbers).

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** RP14 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP14 (see Table 10-3 for peripheral function numbers).

REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not vet started; SPIxTXB is full 0 = Transmit started; SPIxTXB is empty In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive is complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.
- **Note 1:** If SPIEN = 1, these functions must be assigned to available RPn pins before use. See **Section 10.4** "**Peripheral Pin Select (PPS)**" for more information.



FIGURE 15-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE)

FIGURE 15-4: SPI MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)



| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------|---|--|--|--|------------------------|------------------|----------------|
| PMPEN | | PSIDL | ADRMUX1 ⁽¹⁾ | ADRMUX0 ⁽¹⁾ | PTBEEN | PTWREN | PTRDEN |
| bit 15 | | | | II | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 ⁽²⁾ | U-0 | R/W-0 ⁽²⁾ | R/W-0 | R/W-0 | R/W-0 |
| CSF1 | CSF0 | ALP | — | CS1P | BEP | WRSP | RDSP |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplem | ented bit, read | l as '0' | |
| -n = Value at | POR | '1' = Bit is se | t | '0' = Bit is clea | red | x = Bit is unkn | iown |
| bit 15 | PMPEN: Par 1 = PMP is 6 0 = PMP is 0 | allel Master Po enabled disabled, no off | rt Enable bit -chip access pe | rformed | | | |
| bit 14 | Unimplemer | nted: Read as | 0' | | | | |
| bit 13 | PSIDL: Stop | in Idle Mode b | it | | | | |
| | 1 = Discontir 0 = Continue | nue module op e module opera | eration when de ition in Idle mod | evice enters Idle le | mode | | |
| bit 12-11 | ADRMUX<1: 11 = Reserv 10 = All 16 I 01 = Lower PMA< 00 = Addres | :0>: Address/D /ed bits of address 8 bits of addr 10:8> ss and data app | ata Multiplexing are multiplexed ess are multiple pear on separat |) Selection bits ⁽¹ on PMD<7:0> exed on PMD<7 | pins 7:0> pins; upp | per 3 bits are r | nultiplexed on |
| bit 10 | PTBEEN: By 1 = PMBE pc 0 = PMBE pc | rte Enable Port ort is enabled ort is disabled | Enable bit (16- | Bit Master mode | e) | | |
| bit 9 | PTWREN: W | /rite Enable Str | obe Port Enable | e bit | | | |
| | 1 = PMWR/F 0 = PMWR/F | PMENB port is PMENB port is | enabled disabled | | | | |
| bit 8 | PTRDEN: Re 1 = PMRD/P 0 = PMRD/P | ead/Write Strob | e Port Enable b nabled isabled | bit | | | |
| bit 7-6 | CSF<1:0>: C | hip Select Fun | ction bits | | | | |
| | 11 = Reserved 10 = PMCS1 functions as chip set 01 = Reserved 00 = Reserved | | | | | | |
| bit 5 | ALP: Address Latch Polarity bit ⁽²⁾ 1 = Active-high (PMALL and PMALH) 0 = Active-low (PMALL and PMALH) | | | | | | |
| bit 4 | Unimplemer | nted: Read as | 0' | | | | |
| bit 3 | CS1P: Chip \$ 1 = Active-hi 0 = Active-lo | Select 1 Polarit igh <u>(PMCS1/PI</u> w (PMCS1/PN | y bit ⁽²⁾ MCS1) ICS1) | | | | |
| Noto 1: DI | 10-25 bite | aro not availab | lo on 28 nin do | lices | | | |

REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER

- **Note 1:** PMA<10:2> bits are not available on 28-pin devices.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

| 11-0 | 11-0 | 11-0 | 11-0 | 11-0 | R/\/_0 | R/W-0 | R/\\\-0 |
|---------------|----------------------------|--------------------------------|-----------------|-----------------------|-------------------------|-----------------|----------------|
| | | | _ | | CVREEP | CVREEM1 | CVREEM0 |
| bit 15 | | | | | 0 | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 |
| bit 7 | | | | | | · | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimplen | nented bit, read | d as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15-11 | Unimplemen | ted: Read as '0 |)' | | | | |
| bit 10 | CVREFP: CV | REF+ Reference | e Output Selec | t bit | | | |
| | 1 = Use VREP | F+ input pin as o | CVREF+ refere | nce output to co | omparators | CUBEE+ refere | ance output to |
| | comparat | tors | | outle's genera | ited output as | OVREF TELETE | |
| bit 9-8 | CVREFM<1:0 |)>: CVREF- Ref | erence Output | Select bits | | | |
| | 11 = Use VR | EF+ input pin a | s CVREF- refer | ence output to | comparators | | |
| | 10 = Use VB | G/6 as CVREF- | reference outp | out to comparat | ors | | |
| | 01 = Use VB 00 = Use VB | G as CVREF- re | reference outpu | t to comparator | s ors | | |
| bit 7 | CVREN: Com | nparator Voltage | e Reference E | nable bit | | | |
| | 1 = CVREF ci | rcuit is powered | d on | | | | |
| | 0 = CVREF ci | rcuit is powered | d down | | | | |
| bit 6 | CVROE: Com | nparator VREF C | Output Enable | bit | | | |
| | 1 = CVREF VC | oltage level is o | utput on CVRE | F pin | | | |
| bit E | 0 = CVREFVC | orator Vocc Ba | Isconnected in | | | | |
| DIL 5 | | rance should be | | DIL VPSPC with CV/ | DSDC/24 sten s | 170 | |
| | 0 = CVRSRCI | range should be | e 0.25 to 0.719 | OVRSRC with | CVRSRC/32 ste | p size | |
| bit 4 | CVRSS: Com | parator VREF S | ource Selectio | on bit | | - | |
| | 1 = Compara | tor reference s | ource, CVRSR | C = VREF + - VR | EF- | | |
| | | itor reference s | ource, CVRSR | c = AVDD - AVS | SS | | |
| DIT 3-0 | | omparator VRE | F Value Select | $100 (0 \le CVR < 3)$ | $3:0^{>} \leq 15)$ Dits | | |
| | CVREF = (CVI | <u>- ⊥.</u> R<3:0>/24) ● (C | VRSRC) | | | | |
| | When CVRR | <u>= 0:</u> | / | | | | |
| | CVREF = 1/4 | • (CVRSRC) + (C | CVR<3:0>/32) | • (CVRSRC) | | | |
| | | | | | | | |

REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

24.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 24-2 shows the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible. For the smallest time measurements, select the internal A/D Channel 31, CH0Sx <4:0>= 11111. This minimizes any stray capacitance that may otherwise be associated with using an input pin, thus keeping the total capacitance to that of the A/D Converter itself (4-5 pF). A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "PIC24F Family Reference Manual".

24.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 24-3 shows the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 24-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



FIGURE 24-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



25.0 SPECIAL FEATURES

- Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual":
 Section 9. "Watchdog Timer (WDT)" (DS39697)
 - Section 32. "High-Level Device Integration" (DS39719)
 - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ64GA104 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

25.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A detailed explanation of the various bit functions is provided in Register 25-1 through Register 25-6.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh) which can only be accessed using table reads and table writes.

25.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ64GA104 FAMILY DEVICES

In PIC24FJ64GA104 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 25-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note: Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 25-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ64GA104 FAMILY DEVICES

| Davias | Configuration Word Addresses | | | | |
|----------------|------------------------------|-------|-------|-------|--|
| Device | 1 | 2 | 3 | 4 | |
| PIC24FJ32GA10x | 57FEh | 57FCh | 57FAh | 57F8h | |
| PIC24FJ64GA10x | ABFEh | ABFCh | ABFAh | ABF8h | |

28.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ64GA104 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ64GA104 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 40°C to +135°C |
|--|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | 0.3V to +4.0V |
| Voltage on any combined analog and digital pin, and MCLR, with respect to Vss | 0.3V to (VDD + 0.3V) |
| Voltage on any digital only pin with respect to Vss | 0.3V to +6.0V |
| Voltage on VDDCORE with respect to VSS | 0.3V to +3.0V |
| Maximum current out of Vss pin | |
| Maximum current into VDD pin (Note 1) | 250 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports (Note 1) | 200 mA |
| Note 1: Maximum allowable current is a function of device maximum power dissipation (s | ee Table 28-1). |

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

28.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ64GA104 family AC characteristics and timing parameters.

TABLE 28-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

| | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) |
|--------------------|--|
| | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial and |
| AC CHARACTERISTICS | $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |
| | Operating voltage VDD range as described in Section 28.1 "DC Characteristics" . |

FIGURE 28-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 28-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| Param No. | Symbol | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
|--------------|--------|-----------------------|-----|--------------------|-----|-------|---|
| DO50 | Cosc2 | OSCO/CLKO Pin | _ | _ | 15 | pF | In XT and HS modes when external clock is used to drive OSCI. |
| DO56 | Сю | All I/O Pins and OSCO | _ | — | 50 | pF | EC mode. |
| DO58 | Св | SCLx, SDAx | _ | | 400 | pF | In l ² C™ mode. |

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

۷

| | 246 |
|-----------------------------|-----|
| Voltage Regulator (On Chin) | 240 |
| | |
| and BOR | |
| and POR | |
| Power-up Requirements | |
| Standby Mode | |
| Tracking Mode | |

W

| Watchdog Timer (WDT) | 247 |
|----------------------|-----|
| Control Register | 248 |
| Windowed Operation | 248 |
| WWW Address | 303 |
| WWW, On-Line Support | 8 |