

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj32ga102t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number					
Function	28-Pin SPDIP/ SOIC/SSOP	28-Pin QFN	44-Pin QFN/ TQFP	I/O	Input Buffer	Description
RP0	4	1	21	I/O	ST	Remappable Peripheral (input or output).
RP1	5	2	22	I/O	ST	
RP2	6	3	23	I/O	ST	
RP3	7	4	24	I/O	ST	
RP4	11	8	33	I/O	ST	
RP5	14	11	41	I/O	ST	
RP6	15	12	42	I/O	ST	
RP7	16	13	43	I/O	ST	
RP8	17	14	44	I/O	ST	
RP9	18	15	1	I/O	ST	
RP10	21	18	8	I/O	ST	
RP11	22	19	9	I/O	ST	
RP12	23	20	10	I/O	ST	
RP13	24	21	11	I/O	ST	
RP14	25	22	14	I/O	ST	
RP15	26	23	15	I/O	ST	
RP16	—	-	25	I/O	ST	
RP17	—	-	26	I/O	ST	
RP18	—	_	27	I/O	ST	
RP19	_	_	36	I/O	ST	
RP20	_	_	37	I/O	ST	
RP21	—	_	38	I/O	ST	
RP22	_	_	2	I/O	ST	
RP23	_	_	3	I/O	ST	
RP24	—	_	4	I/O	ST	
RP25	_		5	I/O	ST	
RTCC	25	22	14	0	_	Real-Time Clock Alarm/Seconds Pulse Output.
SCL1	17	14	44	I/O	I ² C	I2C1 Synchronous Serial Clock Input/Output.
SCL2	7	4	24	I/O	I ² C	I2C2 Synchronous Serial Clock Input/Output.
SDA1	18	15	1	I/O	l ² C	I2C1 Data Input/Output.
SDA2	6	3	23	I/O	l ² C	I2C2 Data Input/Output.
SOSCI	11	8	33	I	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	12	9	34	0	ANA	Secondary Oscillator/Timer1 Clock Output.
T1CK	12	9	34	I	ST	Timer1 Clock Input.
ТСК	17	14	13	I	ST	JTAG Test Clock Input.
TDI	21	18	35	Ι	ST	JTAG Test Data Input.
TDO	18	15	32	0	_	JTAG Test Data Output.
TMS	22	19	12	I	ST	JTAG Test Mode Select Input.

TABLE 1-2: PIC24FJ64GA104 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer Legend: ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)

Note:	This	section	applies	only	to	PIC24FJ
	devic	es with a	n on-chi	o volta	ige	regulator.

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:

- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

Refer to **Section 25.2 "On-Chip Voltage Regulator"** for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (<5 Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10 μ F, 6.3V) or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 28.0 "Electrical Characteristics"** for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 28.0 "Electrical Characteristics"** for information on VDD and VDDCORE.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 26.0 "Development Support"**.

3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
		_	_	_	_	_	DC
bit 15							bit 8
							,
R/W-0 ⁽¹) R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
h:1 4 5 0		ted: Deed ee (o	,				
DIL 10-9		Carry/Rorrow k	, Dit				
DILO	1 = A carry of	ut from the 4th I	ow-order bit (fo	or byte-sized d	ata) or 8th low-	order hit (for wo	ord-sized data)
	of the res	sult occurred					
	0 = No carry	out from the 4th	n or 8th Iow-or	der bit of the re	sult has occurr	ed	
bit 7-5	IPL<2:0>: CP	U Interrupt Pric	ority Level Stat	us bits ^(1,2)			
	111 = CPU in	terrupt priority I	evel is 7 (15);	user interrupts	disabled		
	110 = CPU in 101 = CPU in	terrupt priority i	evel is 6 (14)				
	100 = CPU in	terrupt priority I	evel is 4 (12)				
	011 = CPU in	terrupt priority I	evel is 3 (11)				
	010 = CPU in 001 = CPU in	terrupt priority I	evel is 2 (10)				
	000 = CPU in	terrupt priority I	evel is 0 (8)				
bit 4	RA: REPEAT	Loop Active bit					
	1 = REPEAT I	pop in progress					
	$0 = \text{REPEAT} \mathbf{k}$	pop not in progr	ess				
bit 3	N: ALU Nega	tive bit					
	1 = Result was 0 = Result was 1 = Result was 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1	is negative is non-negative	(zero or positi	ve)			
bit 2	OV: ALU Ove	rflow bit	V	- /			
	1 = Overflow	occurred for sig	ned (2's comp	lement) arithm	etic in this arith	metic operatior	า
	0 = No overflo	ow has occurred	t				
bit 1	Z: ALU Zero b	bit					
	1 = An operat 0 = The most	ion which effect recent operatio	ts the Z bit has n which effect	s set it at some s the Z bit has (time in the pas cleared it (i.e., a	t a non-zero resi	ult)
bit 0	C: ALU Carry	/Borrow bit			•		
	1 = A carry ou	ut from the Mos	t Significant bit	t of the result o	ccurred		
	0 = No carry o	out from the Mo	st Significant b	oit of the result	occurred		
Note 1:	The IPL Status bit	ts are read-only	when NSTDIS	S (INTCON1<1	5>) = 1.		
2:	The IPL Status bit	ts are concaten	ated with the I	PL3 bit (CORC	ON<3>) to form	n the CPU Inter	rrupt Priority

Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	OC3IP2	OC3IP1	OC3IP0	—	_	—	_
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as ')'				
bit 14-12	T4IP<2:0>: ⊺	imer4 Interrupt	Priority bits				
	111 = Interru	pt is priority 7 (I	nighest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '0)'				
bit 10-8	OC4IP<2:0>:	Output Compa	re Channel 4	Interrupt Priority	y bits		
	111 = Interru	pt is priority 7 (ł	nighest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 7	Unimplemen	ted: Read as ')'				
bit 6-4	OC3IP<2:0>:	Output Compa	re Channel 3	Interrupt Priority	y bits		
	111 = Interru	pt is priority 7 (i	nignest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1	ablad				
h # 0.0		pi source is dis					
U-6 JIU	Unimplemen	itea: Read as '(J				

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	_	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0	
bit 7			•		•		bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-7	Unimplemen	ted: Read as '	כי					
bit 6-4	SPI2IP<2:0>:	SPI2 Event Int	terrupt Priority	bits				
	111 = Interrup	ot is priority 7 (I	nighest priority	interrupt)				
	•							
	•							
	001 = Interrup	ot is priority 1						
	000 = Interrup	ot source is dis	abled					
bit 3	Unimplemen	ted: Read as '	כי					
bit 2-0	SPF2IP<2:0>	: SPI2 Fault Int	terrupt Priority	bits				
	111 = Interrup	ot is priority 7 (I	nighest priority	interrupt)				
	•							
	•							
	001 = Interrup	ot is priority 1						
	000 = Interrup	ot source is dis	abled					

REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

8.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The CLKDIV register (Register 8-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator.

The OSCTUN register (Register 8-3) allows the user to fine tune the FRC Oscillator over a range of approximately $\pm 12\%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC Oscillator by a fixed amount.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend: CO = Clearable Only bit		SO = Settable Only bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15 Unimplemented: Read as '0'

- bit 14-12 **COSC<2:0>:** Current Oscillator Selection bits
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
 - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL clock mode is selected.

REGISTER 8-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

	11.0				D/M/ 0	D/M/ 0	D/M/ 0
	0-0						
RUEN		RUSSLP	RUSEL	RODIV3	RODIVZ	RODIVI	RODIVU
DIT 15							DIT 8
11-0	11-0	11-0	11-0	11-0	11-0	11-0	11-0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
				_			— —
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
				0 2000 0.00			
bit 15	ROEN: Refer	ence Oscillator	Output Enable	e bit			
	1 = Reference	e oscillator is er	nabled on REF	O pin			
	0 = Reference	e oscillator is di	sabled				
bit 14	Unimplemen	ted: Read as '0)'				
bit 13	ROSSLP: Re	eference Oscilla	tor Output Stop	p in Sleep bit			
	1 = Reference	e oscillator cont	inues to run in	Sleep			
	0 = Reference	e oscillator is di	sabled in Slee	р			
bit 12	ROSEL: Refe	erence Oscillato	r Source Sele	ct bit			
	1 = Primary (Oscillator is use	d as the base	clock. Note that	t the crystal osc	cillator must be	enabled using
		C<2:U> DIts; the	the base cloc	ains the operation k: base clock re	on in Sieep mo	ae. k switching of t	he device
bit 11-8		· Reference Os	cillator Divisor	Select hits		R Switching of t	
bit II-0	1111 = Base	clock value divi	ided by 32 768				
	1110 = Base	clock value divi	ided by 16,384	ļ			
	1101 = Base	clock value divi	ided by 8,192				
	1100 = Base	clock value div	ided by 4,096				
	1011 = Base	clock value divi	ided by 2,048				
	1010 = Base	clock value divi	ided by 1,024				
	1000 = Base	clock value divi	ided by 256				
	0111 = Base	clock value div	ided by 128				
	0110 = Base	clock value div	ided by 64				
	0101 = Base	clock value div	ided by 32				
	0100 = Base	CIOCK VAIUE divi	ided by 16				
	0011 = Base	clock value divi	ided by 8				
	0001 = Base	clock value divi	ided by 2				
	0000 = Base	clock value					
bit 7-0	Unimplemen	ted: Read as 'o)'				

Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>) the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRIS and LAT bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a MCLR Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit (OSCCON<1>) cannot take effect until the RELEASE bit is cleared.

In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

9.2.4.7 Deep Sleep WDT

To enable the DSWDT in Deep Sleep mode, program the Configuration bit, DSWDTEN (CW4<7>). The device Watchdog Timer (WDT) need not be enabled for the DSWDT to function. Entry into Deep Sleep mode automatically resets the DSWDT.

The DSWDT clock source is selected by the DSWDTOSC Configuration bit (CW4<4>). The postscaler options are programmed by the DSWDTPS<3:0> Configuration bits (CW4<3:0>). The minimum time-out period that can be achieved is 2.1 ms and the maximum is 25.7 days. For more details on the CW4 Configuration register and DSWDT configuration options, refer to **Section 25.0 "Special Features"**.

9.2.4.8 Switching Clocks in Deep Sleep Mode

Both the RTCC and the DSWDT may run from either SOSC or the LPRC clock source. This allows both the RTCC and DSWDT to run without requiring both the LPRC and SOSC to be enabled together, reducing power consumption.

Running the RTCC from LPRC will result in a loss of accuracy in the RTCC of approximately 5 to 10%. If an accurate RTCC is required, it must be run from the SOSC clock source. The RTCC clock source is selected with the RTCOSC Configuration bit (CW4<5>).

Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled), without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

9.2.4.9 Checking and Clearing the Status of Deep Sleep

Upon entry into Deep Sleep mode, the status bit, DPSLP (RCON<10>), becomes set and must be cleared by software.

On power-up, the software should read this status bit to determine if the Reset was due to an exit from Deep Sleep mode and clear the bit if it is set. Of the four possible combinations of DPSLP and POR bit states, three cases can be considered:

- Both the DPSLP and POR bits are cleared. In this case, the Reset was due to some event other than a Deep Sleep mode exit.
- The DPSLP bit is clear, but the POR bit is set. This is a normal Power-on Reset.
- Both the DPSLP and POR bits are set. This means that Deep Sleep mode was entered, the device was powered down and Deep Sleep mode was exited.

10.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ64GA104 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 31 external inputs that may be selected (enabled) for generating an interrupt request on a Change-of-State.

Registers, CNEN1 and CNEN2, contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has a weak pull-up connected to it. The pull-up acts as a current source that is connected to the pin. This eliminates the need for external resistors when push button or keypad devices are connected. The pull-ups are separately enabled using the CNPU1 and CNPU2 registers (for pull-ups). Each CN pin has individual control bits for its pull-up. Setting a control bit enables the weak pull-up for the corresponding pin.

When the internal pull-up is selected, the pin pulls up to VDD - 0.7V (typical). Make sure that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.

Note:	Pull-ups	on	change	notification	pins
	should al	ways	be disat	oled wheneve	er the
	port pin is	s con	figured as	s a digital out	out.

10.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.4.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 25 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation "RPn" in their full pin designation, where "n" is the remappable pin number.

See Table 1-2 for a summary of pinout options in each package offering.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

Peripheral Pin Select is not available for I^2C^{TM} change notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

10.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (for example, OC and UART transmit) take priority over any general purpose digital functions permanently tied to that pin, such as PMP and port I/O. Specialized digital outputs, such as USB functionality, take priority over PPS outputs on the same pin. The pin diagrams at the beginning of this data sheet list peripheral outputs in order of priority. Refer to them for priority concerns on a particular pin.

Unlike devices with fixed peripherals, pin-selectable peripheral inputs never take ownership of a pin. The pin's output buffer is controlled by the pin's TRIS bit setting, or by a fixed peripheral on the pin. If the pin is configured in Digital mode, then the PPS input will operate correctly, reading the input. If an analog function is enabled on the same pin, the pin-selectable input will be disabled.

EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler * Secondary Prescaler

Note 1: Based on FCY = Fosc/2, Doze mode and PLL are disabled.

TABLE 15-1: SAMPLE SCK FREQUENCIES^(1,2)

		Secondary Prescaler Settings					
	1:1	2:1	4:1	6:1	8:1		
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000	
	4:1	4000	2000	1000	667	500	
	16:1	1000	500	250	167	125	
	64:1	250	125	63	42	31	
Fcy = 5 MHz							
Primary Prescaler Settings	1:1	5000	2500	1250	833	625	
	4:1	1250	625	313	208	156	
	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: SCKx frequencies are shown in kHz.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WAITB1 ⁽¹⁾	WAITB0 ⁽¹⁾	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1 ⁽¹⁾	WAITE0 ⁽¹⁾	
bit 7						<u> </u>	bit 0	
Legend:								
R = Readable	e bit W = Writable bit			U = Unimplen	nented bit, read	l as '0'		
-n = value at	PUR	I = BILIS SEL			ared	x = Bit is unkn	IOWN	
bit 15	BUSY: Busy b	oit (Master mod	le only)					
	1 = Port is bu	isy (not useful v	when the proce	essor stall is ac	tive)			
	0 = Port is no	ot busy						
DIT 14-13	11 = Interrur	nterrupt Reque	en Read Buffe	or 3 is read or W	/rite Ruffer 3 is	written (Ruffere	d PSP mode)	
	or on a	read or write o	peration when	PMA<1:0> = 1	1 (Addressable	e PSP mode on	ıly)	
	10 = No interve	rrupt is generat	ed, processor	stall activated	vala			
	01 = Interrup 00 = No inter	rrupt is generated	at the end of the	le reau/write cy	/cie			
bit 12-11	INCM<1:0>:	ncrement Mode	e bits					
	11 = PSP rea	ad and write bu	Iffers auto-incr	ement (Legacy	PSP mode on	ly)		
	10 = Decrem	ent ADDR<10	:0> by 1 every)> by 1 every r	read/write cycl ead/write cycle	e			
	00 = No incr	ement or decre	ment of addres	ss				
bit 10	MODE16: 8/16-Bit Mode bit							
	1 = 16-bit mo	de: Data regist	er is 16 bits; a	read or write to	the Data regis	ter invokes two	8-bit transfers	
hit 9-8	MODE<1:0>: Parallel Port Mode Select bits							
bit 5-0	11 = Master	Mode 1 (PMCS	61, PMRD/PM	S WR, PMENB, F	PMBE, PMA <x:< td=""><td>0> and PMD<7</td><td>':0>)</td></x:<>	0> and PMD<7	':0>)	
	10 = Master	Mode 2 (PMCS	61, PMRD <u>, PM</u>	IWR, PMBE, P	MA <x:0> and F</x:0>	207:0^YMD	,	
	01 = Enhance	ed PSP contro	l signals (PMR Port control si	D, PMWR, PM	CS1, PMD<7:0)> and PMA<1: 1 and PMD<7:(0>))>)	
bit 7-6	WAITB<1:0>:	Data Setup to	Read/Write W	ait State Config	uration bits ⁽¹⁾		r)	
	11 = Data wa	ait of 4 Tcy; mu	Itiplexed addre	ess phase of 4	Тсү			
	10 = Data wa	ait of 3 Tcy; mu	Itiplexed addre	ess phase of 3	TCY			
	01 = Data wa	ait of 2 TCY, mu ait of 1 TCY; mu	Itiplexed addre	ess phase of 2	Тсү			
bit 5-2	WAITM<3:0>	: Read to Byte	Enable Strobe	Wait State Cor	nfiguration bits			
	1111 = Wait c	of additional 15	Тсү					
	 0001 = Wait o	of additional 1]	Γcγ					
	0000 = No ad	Iditional wait cy	cles (operation	n forced into on	e Tcy)			
bit 1-0	WAITE<1:0>:	Data Hold Afte	er Strobe Wait	State Configura	ation bits ⁽¹⁾			
	11 = Wait of	4 TCY 2 Toy						
	01 = Wait of	2 TCY						
	00 = Wait of	1 Tcy						

REGISTER 18-2: PMMODE: PARALLEL PORT MODE REGISTER

Note 1: WAITB and WAITE bits are ignored whenever WAITM<3:0> = 0000.

FIGURE 18-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)

PIC24F	PMA<10:8> PMD<7:0> PMA<7:0>	
		Address Bus
		Multiplexed Data and Address Bus
		Control Lines

FIGURE 18-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)



FIGURE 18-7: EXAMPLE OF A MULTIPLEXED ADDRESSING APPLICATION



FIGURE 18-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION



20.1 User Interface

20.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit equation and the other, a 32-bit equation:



To program these polynomials into the CRC generator, set the register bits as shown in Table 20-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

20.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between one and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is four words deep. When the DWIDTH value is between 15 and 8, the FIFO is 8 words deep. When the DWIDTH value is less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is one byte. For example, if the DWIDTH value is five, then the size of the data is DWIDTH + 1, or six. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTH value is 24, the VWORD bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit is set and the value of VWORD is greater than zero. Each word is copied out of the FIFO into a buffer register, which decrements VWORD. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until the VWORD value reaches zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When the VWORD value reaches the maximum value for the configured value of DWIDTH (4, 8 or 16), the CRCFUL bit becomes set. When the VWORD value reaches zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass, after a write to CRCDAT, before a read of the VWORD bits is done.

CRC Control Bits	Bit Values					
	16-Bit Polynomial	32-Bit Polynomial				
PLEN<4:0>	01111	11111				
X<31:16>	0000 0000 0000 000x	0000 0100 1100 0001				
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x				

TABLE 20-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIAL

21.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 17. "10-Bit A/D Converter" (DS39705).

The 10-bit A/D Converter has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- 13 analog input pins
- External voltage reference input pins
- Internal band gap reference inputs
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- · Four result alignment options
- Operation during CPU Sleep and Idle modes

On all PIC24FJ64GA104 family devices, the 10-bit A/D Converter has 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins.

A block diagram of the A/D Converter is shown in Figure 21-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure port pins as analog inputs and/or select band gap reference inputs (AD1PCFGL<15:0> and AD1PCFGH<1:0>).
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select interrupt rate (AD1CON2<5:2>).
 - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.

28.1 DC Characteristics

FIGURE 28-1: PIC24FJ64GA104 FAMILY VOLTAGE/FREQUENCY GRAPH (INDUSTRIAL)



FIGURE 28-2: PIC24FJ64GA104 FAMILY VOLTAGE/FREQUENCY GRAPH (EXTENDED TEMPERATURE)



DC CHARACTERISTICS			Standard Operating te	dard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) ating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions					
	Vol	Output Low Voltage						
DO10		I/O Ports	_	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V	
			—		0.4	V	IOL = 5.0 mA, VDD = 2.0V	
DO16		I/O Ports	_	_	0.4	V	IOL = 8.0 mA, VDD = 3.6V, 125°C	
			—	_	0.4	V	IOL = 4.5 mA, VDD = 2.0V, 125°C	
	Vон	Output High Voltage						
DO20		I/O Ports	3.0		—	V	Іон = -3.0 mA, VDD = 3.6V	
			2.4		—	V	ІОН = -6.0 mA, VDD = 3.6V	
			1.65		—	V	ІОН = -1.0 mA, VDD = 2.0V	
			1.4		—	V	IOH = -3.0 mA, VDD = 2.0V	
DO26		I/O Ports	3.0	—	—	V	Іон = -2.5 mA, Vdd = 3.6V, 125°C	
			1.65	—	—	V	Іон = -0.5 mA, Vdd = 2.0V, 125°C	

TABLE 28-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) \\ \mbox{Operating temperature} & -40^{\circ}C \leq T_A \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq T_A \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions				
D130	Ер	Cell Endurance	10,000		_	E/W	-40°C to +85°C
D131	Vpr	VDD for Read	VMIN		3.6	V	VMIN = Minimum operating voltage
	VPEW	Supply Voltage for Self-Timed Writes					
D132A		VDDCORE	2.25	—	3.6	V	
D132B		VDD	2.35	_	3.6	V	
D133A	Tiw	Self-Timed Write Cycle Time	—	3		ms	
D133B	TIE	Self-Timed Page Erase Time	40			ms	
D134	TRETD	Characteristic Retention	20			Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	_	7	—	mA	

TABLE 28-10: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.



TABLE 28-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions
OS10	Fosc	External CLKI Frequency (External clocks allowed only in FC mode)	DC 4 DC		32 8 24	MHz MHz MHz	EC, -40°C ≤ TA ≤ +85°C ECPLL, -40°C ≤ TA ≤ +85°C FC, -40°C < TA < +125°C
			4	_	6	MHz	ECPLL, $-40^{\circ}C \le TA \le +125^{\circ}C$
		Oscillator Frequency	3	_	10	MHz	ХТ
			3	—	8	MHz	$XTPLL, -40^{\circ}C \le TA \le +85^{\circ}C$
			10	—	32	MHz	HS, -40°C ≤ TA ≤ +85°C
			31	—	33	KHZ	
			3 10	_	6 24	MHZ MHZ	$X TPLL, -40^{\circ}C \le TA \le +125^{\circ}C$ HS, -40°C $\le TA \le +125^{\circ}C$
OS20	Tosc	Tosc = 1/Fosc	—		_	—	See parameter OS10 for Fosc value
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5		DC	ns	
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc			ns	EC
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	_	_	20	ns	EC
OS40	TckR	CLKO Rise Time ⁽³⁾	—	6	10	ns	
OS41	TckF	CLKO Fall Time ⁽³⁾	_	6	10	ns	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	_	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

APPENDIX A: REVISION HISTORY

Revision A (August 2009)

Original data sheet for the PIC24FJ64GA104 family of devices.

Revision B (October 2009)

Corrected **Section 10.3 "Input Change Notification"** regarding the number of ICN inputs and the availability of pull-downs.

Updated **Section 10.4.2** "Available Peripherals" by removing the Timer 1 clock input from Table 10-2.

Updated **Section 28.1 "DC Characteristics"** as follows:

- Added new specifications to Tables 29-4 and 29-5 for IDD and IIDLE at 0.5 MIPS operation.
- Updated Table 29-4 with revised maximum IDD specifications for 1 MIP and 4 MIPS.
- Renumbered the parameters for the delta IPD current (32 kHz, SOSCEL = 11) from DC62*n* to DC63*n*.

Revision C (August 2010)

This revision includes the following updates:

Pin Diagrams

- Updated Pin 7 and Pin 14 in 28-Pin SPDIP, SOIC.
- Updated the device name, Pin13 and Pin 23, in 28-Pin QFN.

Removed IEC5, IFS5 and IPC21 rows from Table 4-5.

Updated CLKDIV bit details in Table 4-23.

Removed JTAG from Flash programming list in **Section 5.0 "Flash Program Memory"**.

Updated Section 10.4.5 "Considerations for Peripheral Pin Selection" as follows:

- Replaced the code in Example 10-2.
- Added the new code as Example 10-3.

Updated shaded note in Section 20.0 "32-Bit Programmable Cyclic Redundancy Check (CRC) Generator" and Section 22.0 "Triple Comparator Module".

Updated **Section 28.1 "DC Characteristics"** as follows:

- Updated the device name in Table 28-1.
- Added the "125°C data" in
- Table 28-4, Table 28-5, Table 28-6 and Table 28-7.
- Updated Min and Typ columns of DC16 in Table 28-3.
- Added rows, AD08 and AD09, in Table 28-22.
- Added Figure 28-2.

Added the 28-pin SSOP package to **Section 29.0** "Packaging Information".

IPC1 (Interrupt Priority Control 1)	. 83
IPC10 (Interrupt Priority Control 10)	. 92
IPC11 (Interrupt Priority Control 11)	. 93
IPC12 (Interrupt Priority Control 12)	. 94
IPC15 (Interrupt Priority Control 15)	. 95
IPC16 (Interrupt Priority Control 16)	. 96
IPC18 (Interrupt Priority Control 18)	. 97
IPC19 (Interrupt Priority Control 19)	. 97
IPC2 (Interrupt Priority Control 2)	. 84
IPC3 (Interrupt Priority Control 3)	. 85
IPC4 (Interrupt Priority Control 4)	. 86
IPC5 (Interrupt Priority Control 5)	. 87
IPC6 (Interrupt Priority Control 6)	. 88
IPC7 (Interrupt Priority Control 7)	. 89
IPC8 (Interrupt Priority Control 8)	. 90
IPC9 (Interrupt Priority Control 9)	. 91
MINSEC (RTCC Minutes and Seconds Value)	207
MTHDY (RTCC Month and Day Value)	206
NVMCON (Flash Memory Control)	. 53
OCxCON1 (Output Compare x Control 1)	161
OCxCON2 (Output Compare x Control 2)	163
OSCCON (Oscillator Control)	103
OSCTUN (FRC Oscillator Tune)	106
PADCFG1 (Pad Configuration Control) 197,	204
PMADDR (Parallel Port Address)	195
PMAEN (Parallel Port Enable)	195
PMCON (Parallel Port Control)	192
PMMODE (Parallel Port Mode)	194
PMSTAT (Parallel Port Status)	196
RCFGCAL (RTCC Calibration and	
Configuration)	203
RCON (Reset Control)	.60
REFOCON (Reference Oscillator Control)	109
RPINRU (Peripheral Pin Select Input U)	129
RPINRT (Peripheral Pin Select Input 1)	129
RPINR11 (Peripheral Pin Select Input 11)	132
RPINR 16 (Peripheral Pin Select Input 16)	100
RPINR 19 (Peripheral Pin Select Input 19)	100
PPINR20 (Peripheral Pin Select Input 20)	134
PPINP22 (Peripheral Pin Select Input 21)	134
PDINR22 (Peripheral Din Select Input 22)	100
PDIND3 (Peripheral Pin Select Input 3)	130
PPINP4 (Peripheral Pin Select Input 4)	130
PDIND7 (Perinheral Pin Select Input 7)	130
RPINR8 (Perinheral Pin Select Input 8)	131
RPINR9 (Perinheral Pin Select Input 9)	132
RPOR0 (Perinheral Pin Select Output 0)	136
RPOR1 (Perinheral Pin Select Output 1)	136
RPOR10 (Perinheral Pin Select Output 1)	141
RPOR11 (Peripheral Pin Select Output 11)	141
RPOR12 (Peripheral Pin Select Output 12)	142
RPOR2 (Peripheral Pin Select Output 2)	137
RPOR3 (Peripheral Pin Select Output 3)	137
RPOR4 (Peripheral Pin Select Output 4)	138
RPOR5 (Peripheral Pin Select Output 5)	138
RPOR6 (Peripheral Pin Select Output 6)	139
RPOR7 (Peripheral Pin Select Output 7)	139
RPOR8 (Peripheral Pin Select Output 8)	140
RPOR9 (Peripheral Pin Select Output 9)	140
SPIxCON1 (SPIx Control 1)	170
SPIxCON2 (SPIx Control 2)	171
SPIxSTAT (SPIx Status and Control)	168
SR (ALU STATUS)	, 69
T1CON (Timer1 Control)	144

spi T

Timer1	143
Timer2/3 and Timer4/5	145
Timing Diagrams	
CLKO and I/O Characteristics	
External Clock	278
Triple Comparator	229
U	

-	
UART	183
Baud Rate Generator (BRG)	184
IrDA Support	185
Operation of UxCTS and UxRTS Pins	185
Receiving	
8-Bit or 9-Bit Data Mode	185
Transmitting	
8-Bit Data Mode	185
9-Bit Data Mode	185
Break and Sync Sequence	185
Universal Asynchronous Receiver Transmitter. See UA	RT.