

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj32ga104t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



28/44-Pin, 16-Bit General Purpose Flash Microcontrollers with nanoWatt XLP Technology

Power Management Modes:

- Selectable Power Management modes with nanoWatt XLP Technology for Extremely Low Power:
 - Deep Sleep mode allows near total power-down (20 nA typical and 500 nA with RTCC or WDT), along with the ability to wake-up on external triggers, or self-wake on programmable WDT or RTCC alarm
 - Extreme low-power DSBOR for Deep Sleep, LPBOR for all other modes
 - Sleep mode shuts down peripherals and core for
 - substantial power reduction, fast wake-up - Idle mode shuts down the CPU and peripherals for
 - significant power reduction, down to 4.5 μA typical Doze mode enables CPU clock to run slower than
 - peripherals
 Alternate Clock modes allow on-the-fly switching to a lower clock speed for selective power reduction during Run mode, down to 15 μA typical

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator with:
 - 4x PLL option
 - Multiple divide options
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture:
- 76 base instructions
- Flexible addressing modes
- Linear Program Memory Addressing, up to 12 Mbytes
- Linear Data Memory Addressing, up to 64 Kbytes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Special Microcontroller Features:

- Operating Voltage Range of 2.0V to 3.6V
- Self-Reprogrammable under Software Control
- 5.5V Tolerant Input (digital pins only)
- High-Current Sink/Source (18 mA/18 mA) on All I/O pins

Special Microcontroller Features (continued):

- Flash Program Memory:
 - 10,000 erase/write cycle endurance (minimum)
 - 20-year data retention minimum
 - Selectable write protection boundary
- Fail-Safe Clock Monitor Operation:
 - Detects clock failure and switches to on-chip FRC Oscillator
- On-Chip 2.5V Regulator
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Two Flexible Watchdog Timers (WDT) for Reliable Operation:
- Standard programmable WDT for normal operation
 Extreme low-power WDT with programmable
- period of 2 ms to 26 days for Deep Sleep mode • In-Circuit Serial Programming™ (ICSP™) and
- In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan Support

Analog Features:

- 10-Bit, up to 13-Channel Analog-to-Digital (A/D) Converter:
 - 500 ksps conversion rate
 - Conversion available during Sleep and Idle
- Three Analog Comparators with Programmable Input/Output Configuration
- Charge Time Measurement Unit (CTMU):
- Supports capacitive touch sensing for touch screens and capacitive switches
- Provides high-resolution time measurement and simple temperature sensing

		гу			Rem	appable	Periph	erals							
PIC24FJ Device	Pins	Program Memo (Bytes)	SRAM (Bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/PWM Output	UART w/ IrDA [®]	IdS	I²C™	10-Bit A/D (ch)	Comparators	PMP/PSP	RTCC	CTMU
32GA102	28	32K	8K	16	5	5	5	2	2	2	10	3	Y	Y	Y
64GA102	28	64K	8K	16	5	5	5	2	2	2	10	3	Y	Y	Y
32GA104	44	32K	8K	26	5	5	5	2	2	2	13	3	Y	Y	Y
64GA104	44	64K	8K	26	5	5	5	2	2	2	13	3	Y	Y	Y

Features	PIC24FJ32GA102	PIC24FJ64GA102	PIC24FJ32GA104	PIC24FJ64GA104
Operating Frequency		DC – 32	2 MHz	
Program Memory (bytes)	32K	64K	32K	64K
Program Memory (instructions)	11,008	22,016	11,008	22,016
Data Memory (bytes)		8,1	92	•
Interrupt Sources (soft vectors/ NMI traps)		45 (4	1/4)	
I/O Ports	Ports A	and B	Ports A	А, В, С
Total I/O Pins	2	1	3	5
Remappable Pins	1	6	20	6
Timers:				
Total Number (16-bit)		5(*	1)	
32-Bit (from paired 16-bit timers)		2		
Input Capture Channels		5(*	1)	
Output Compare/PWM Channels		5(*	1)	
Input Change Notification Interrupt	2	1	3	1
Serial Communications:				
UART		2(*	1)	
SPI (3-wire/4-wire)		2(*	1)	
I ² C™		2		
Parallel Communications (PMP/PSP)		Ye	S	
JTAG Boundary Scan		Ye	S	
10-Bit Analog-to-Digital Module (input channels)	1	0	1:	3
Analog Comparators		3		
CTMU Interface		Ye	S	
Resets (and delays)	POR, BOF REPEAT Instru	R, RESET Instruction, Iction, Hardware Tra (PWRT, OST	MCLR, WDT; Illega ps, Configuration Wo , PLL Lock)	l Opcode, ord Mismatch
Instruction Set	76 Base I	nstructions, Multiple	Addressing Mode V	ariations
Packages	28-Pin QFN, SOIC	, SSOP and SPDIP	44-Pin QFN	and TQFP

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ64GA104 FAMILY

Note 1: Peripherals are accessible through remappable pins.

REGISTER 3-2:	CORCON: CPU	CONTROL	REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	•	-	•				bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
_	—	_	_	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0
Logond		C = Clearable	hit				

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Unimplemented: Read as '0'
IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
PSV: Program Space Visibility in Data Space Enable bit
1 = Program space visible in data space
0 = Program space not visible in data space
Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC Oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in Flash Configuration Word 2 (CW2); see Table 6-2. The RCFGCAL and NVMCON registers are only affected by a POR.

6.4 Deep Sleep BOR (DSBOR)

Deep Sleep BOR is a very low-power BOR circuitry, used when the device is in Deep Sleep mode. Due to low-current consumption, accuracy may vary.

The DSBOR trip point is around 2.0V. DSBOR is enabled by configuring CW4 (DSBOREN) = 1. DSBOR will re-arm the POR to ensure the device will reset if VDD drops below the POR threshold.

9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as setting the PMD bit does. Most peripheral modules have an enable bit; exceptions include input capture, output compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL	_	—	_	_	_
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾	—	TCS ⁽²⁾	—
bit 7							bit
Legend:							
R = Reada	able bit	W = Writable	oit	U = Unimplem	nented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	TON: Timera When TxCO 1 = Starts 3: 0 = Stops 3: When TxCO 1 = Starts 10 0 = Stops 11	COn bit N < 3 > = 1: 2-bit Timerx/y 2-bit Timerx/y N < 3 > = 0: 3-bit Timerx 3-bit Timerx					
hit 14		nted: Read as '(۱'				
bit 13	TSIDL: Stop	in Idle Mode bit)				
	1 = Discontir 0 = Continue	nue module operati e module operati	ation when de	vice enters Idle e	mode		
bit 12-7	Unimpleme	nted: Read as ')'				
bit 6	TGATE: Tim <u>When TCS =</u> This bit is igr	erx Gated Time <u>= 1:</u> hored.	Accumulation	Enable bit			
	When TCS = 1 = Gated ti 0 = Gated ti	<u>= 0:</u> me accumulatio me accumulatio	n is enabled n is disabled				
bit 5-4	TCKPS<1:0	>: Timerx Input	Clock Prescale	Select bits			
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1						
bit 3	T32: 32-Bit 1	Timer Mode Sele	ect bit ⁽¹⁾				
	1 = Timerx a 0 = Timerx a In 32-bit mod	and Timery form and Timery act a de, T3CON cont	a single 32-bit s two 16-bit tin rol bits do not a	timer ners affect 32-bit time	er operation.		
bit 2	Unimpleme	nted: Read as ')'				
bit 1	TCS: Timerx	Clock Source S	elect bit ⁽²⁾				
	1 = Externa 0 = Internal	al clock from pin, clock (Fosc/2)	TxCK (on the	rising edge)			
bit 0	Unimpleme	nted: Read as ')'				
Note 1: 2:	In 32-bit mode, t If TCS = 1, RPIN Section 10.4 "P	he T3CON or T{ IRx (TxCK) mus eripheral Pin S	5CON control b t be configured elect (PPS)".	its do not affec I to an available	t 32-bit timer o e RPn pin. For	peration. more informatio	n, see

3: Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

16.0 INTER-INTEGRATED CIRCUIT (I²C™)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 24. "Inter-Integrated Circuit™ (I²C™)" (DS39702).

The Inter-Integrated Circuit (I²C) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.

The I²C module supports these features:

- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL
- A block diagram of the module is shown in Figure 16-1.

16.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	Section 21. "UART" (DS39708).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- · IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 17-1. The UART module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





					DAALO		
	U-0	K/W-0					
	_	PSIDL	ADRMUX1()	ADRMUX0(")	PIBEEN	PIWREN	PIRDEN
bit 15							bit 8
			11.0				
R/W-0	R/W-U		0-0	R/W-U ^{-,}		R/W-U	R/W-U
CSF1	CSFU	ALP		CSIP	BEP	WRSP	RDSP
DIL 7							DIL U
Legend:							
R = Readable	a hit	W = Writable	bit	LI = Linimplem	onted hit read	d as 'N'	
		'1' = Bit is set	ы. +	0' = Bit is clea	rod	v = Bitis unkn	0.000
	TOR	1 - Dit 13 30	L		icu		OWIT
bit 15	PMPEN · Par	allel Master Pr	rt Enable hit				
bit to	1 = PMP is e	enabled					
	0 = PMP is d	lisabled, no off	-chip access pe	rformed			
bit 14	Unimplemen	ted: Read as	0'				
bit 13	PSIDL: Stop	in Idle Mode b	it				
	1 = Discontin	nue module op	eration when de	evice enters Idle	mode		
	0 = Continue	e module opera	ition in Idle mod	le			
bit 12-11	ADRMUX<1:	0>: Address/D	ata Multiplexing	Selection bits ⁽¹)		
	11 = Reserv	red					
	10 = AII 16 c	nts of address 8 hits of addr	are multiplexed	on PMD<7:0> exed on PMD<7	pins 7:0> nins: uni	per 3 bits are n	nultiplexed on
	PMA<1	10:8>					
	00 = Addres	s and data ap	pear on separat	e pins			
bit 10	PTBEEN: By	te Enable Port	Enable bit (16-	Bit Master mode	e)		
	1 = PMBE po	rt is enabled					
	0 = PMBE po	ort is disabled					
bit 9	PTWREN: W	rite Enable Str	obe Port Enable	e bit			
	1 = PMWR/F 0 = PMWR/F	MENB port is	enabled disabled				
hit 8		ad/Write Strop	e Port Enable h	it			
bito	1 = PMRD/P	MWR port is e	nabled				
	0 = PMRD/P	MWR port is d	isabled				
bit 7-6	CSF<1:0>: C	hip Select Fun	ction bits				
	11 = Reserve	ed					
	10 = PMCS1	functions as c	hip set				
	01 = Reserve	ed ad					
hit 5		ru e Latch Dolorit	, hit(2)				
DIL 5	1 = Active-bi	s Laich Pulani, ab (PMALL an					
	0 = Active-Io	w (PMALL and	PMALH)				
bit 4	Unimplemen	ted: Read as	0'				
bit 3	CS1P: Chip S	Select 1 Polarit	y bit ⁽²⁾				
	1 = Active-hi	gh (PMCS1/PI	MCS1)				
	0 = Active-lo	w (PMCS1/PN	ICS1)				
Noto 1: DN	10-25 hite	are not availab	lo on 28 nin do	lices			

REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER

- **Note 1:** PMA<10:2> bits are not available on 28-pin devices.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

FIGURE 18-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)

PIC24F	PMA<10:8> PMD<7:0> PMA<7:0>	
		Address Bus
		Multiplexed Data and Address Bus
		Control Lines

FIGURE 18-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)



FIGURE 18-7: EXAMPLE OF A MULTIPLEXED ADDRESSING APPLICATION



FIGURE 18-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION



FIGURE 18-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION

PIC24F	Parallel Peripheral	
PMD<7:0>	AD<7:0>	
PMALL	ALE	
PMCS1		Address Bus
PMRD	→ RD	Data Bus
PMWR —	→ WR	Control Lines

FIGURE 18-10: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 8-BIT DATA)



FIGURE 18-11: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 16-BIT DATA)



FIGURE 18-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0			
bit 15							bit 8			
D/M/ 0										
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0			
bit 7	744 10	744 10	74411	744 10	70012	/	bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	AI RMEN: Ala	arm Enable bit								
	1 = Alarm is	enabled (clear	ed automatica	lly after an ala	arm event whe	enever ARPT<7	':0> = 00h and			
	CHIME =	0)								
bit 14	0 = Alarm is 0	disabled								
DIL 14	1 = Chime is		Γ<7·0> hits are	allowed to roll	over from 00h	to FFh				
	0 = Chime is	disabled; ARP	T < 7:0 > bits are T < 7:0 > bits sto	p once they re	ach 00h					
bit 13-10	AMASK<3:0>	: Alarm Mask	Configuration b	oits						
	0000 = Ever	y half second								
	0001 = Ever	y second								
	0010 = Ever	y 10 seconas v minute								
	0100 = Ever	y 10 minutes								
	0101 = Ever	y hour								
	0110 = Once	e a day								
	1000 = Once	e a month								
	1001 = Once	e a year (excep	t when configu	ired for Februa	ıry 29 th , once e	every 4 years)				
	101x = Rese	erved; do not u	se							
hit 0.8	AL DMDTD-1		se 10 Pogistor Wil	ndow Pointor h	vite					
Dit 9-0	Points to the co	orresponding Al	arm Value regis	ters when read	ling the AI RMV	ALH and ALRM	VALL registers			
	The ALRMPTI	R<1:0> value d	ecrements on e	every read or wi	rite of ALRMVA	LH until it reach	es '00'.			
	ALRMVAL<15	<u>5:8>:</u>								
		IN								
	01 = ALRIVIV 10 = ALRIVIV	D NTH								
	11 = Unimplemented									
	ALRMVAL<7:	<u>0>:</u>								
	00 = ALRMSE	EC								
	01 = ALRMH	κ Δγ								
	11 = Unimple	mented								
bit 7-0	ARPT<7:0>: /	Alarm Repeat (Counter Value I	bits						
	11111111 =	Alarm will rep	eat 255 more ti	mes						
	•									
	·									
	00000000 =	Alarm will not	repeat							
	The counter d	lecrements on	any alarm eve	nt; it is prevent	ted from rolling	over from 00h	to FFh unless			
	CHIME = 1 .									

REGISTER 19-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

NOTES:

REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R-0
CEN	COE	CPOL				CEVT	COUT
bit 15							bit 8
r							
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0	—	CREF	—	—	CCH1	CCH0
bit 7							bit 0
]
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	CEN: Compa	rator Enable bit	[
	\perp = Compara	ator is disabled					
bit 14	COE: Compare	rator Output Fr	able bit				
	1 = Compara	ator output is pr	esent on the C	XOUT pin.			
	0 = Compara	ator output is int	ernal only	·			
bit 13	CPOL: Comp	parator Output F	Polarity Select	bit			
	1 = Compara	ator output is inv	verted				
	0 = Compara	ator output is no	t inverted				
bit 12-10	Unimplemen	ited: Read as ')′				
bit 9	CEVT: Comp	arator Event bit		(1.0) has seen			:
	⊥ = Compara disabled	until the bit is c	ed by EVPOL [.] leared	<1:0> nas occu	rrea; subseque	ent triggers and	interrupts are
	0 = Compara	ator event has n	ot occurred				
bit 8	COUT: Comp	parator Output b	it				
	When CPOL	<u>= 0:</u>					
	1 = VIN + > V	IN-					
	0 = VIN + < V	IN- 1.					
	1 = VIN+ < V	<u>−_</u> ⊥. IN-					
	0 = VIN + > V	ÎN-					
bit 7-6	EVPOL<1:0>	: Trigger/Event	/Interrupt Pola	rity Select bits			
	11 = Trigger 10 = Trigger	/event/interrupt /event/interrupt	generated on generated on	any change of transition of the	the comparato e comparator o	or output (while (output:	CEVT = 0)
	<u>If CPO</u> High-to	L = <u>0</u> (non-inve	<u>rted polarity):</u> only.				
	<u>If CPO</u>	L = <u>1 (inverted</u>	<u>polarity):</u>				
	Low-to 01 = Trigger	-high transition /event/interrupt	only. generated on	transition of co	mparator outp	ut:	
	<u>If CPO</u> Low-to	<u>L = 0 (non-inve</u> -high transition	<u>rted polarity):</u> only.				
	<u>If CPO</u>	L = <u>1</u> (inverted	<u>polarity):</u>				
	High-to	-low transition	only.	diaphlad			
bit E			yeneration is	uisabled			
C JIU	Unimplemen	itea: Read as '(J				

24.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 24-2 shows the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible. For the smallest time measurements, select the internal A/D Channel 31, CH0Sx <4:0>= 11111. This minimizes any stray capacitance that may otherwise be associated with using an input pin, thus keeping the total capacitance to that of the A/D Converter itself (4-5 pF). A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "PIC24F Family Reference Manual".

24.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 24-3 shows the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 24-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



FIGURE 24-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



REGISTER 25-4: CW4: FLASH CONFIGURATION WORD 4

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
_	—	—	—	—	—	—	—
bit 23							bit 16
U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1

—	—	—	—	—	—	—	—
bit 15							bit 8

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
DSWDTEN	DSBOREN	RTCOSC	DSWDTOSC	DSWDTPS3	DSWDTPS2	DSWDTPS1	DSWDTPS0
bit 7							bit 0

Legend:			
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read	as '0'
-n = Value when device is un	programmed	'1' = Bit is set	'0' = Bit is cleared

bit 23-8	Unimplemented: Read as '1'							
bit 7	DSWDTEN: Deep Sleep Watchdog Timer Enable bit							
	1 = DSWDT is enabled							
	0 = DSWDT is disabled							
bit 6	DSBOREN: Deep Sleep BOR Enable bit							
	1 = BOR is enabled in Deep Sleep0 = BOR is disabled in Deep Sleep (does not affect Sleep mode)							
bit 5	RTCOSC: RTCC Reference Clock Select bit							
	1 = RTCC uses SOSC as reference clock0 = RTCC uses LPRC as reference clock							
bit 4	DSWDTOSC: DSWDT Reference Clock Select bit							
	1 = DSWDT uses LPRC as reference clock0 = DSWDT uses SOSC as reference clock							
bit 3-0	DSWDTPS<3:0>: DSWDT Postscale select bits							
	The DSWDT prescaler is 32; this creates an approximate base time unit of 1 ms.							
	1111 = 1:2,147,483,648 (25.7 days)							
	1110 = 1:536,870,912 (6.4 days)							
	1101 = 1.134, 217, 720 (30.5 Hours) 1100 = 1.33554 432 (9.6 hours)							
	1011 = 1:8,388,608 (2.4 hours)							
	1010 = 1:2,097,152 (36 minutes)							
	1001 = 1:524,288 (9 minutes)							
	1000 = 1:131,072 (135 seconds) 0111 = 1:32,768 (34 seconds)							
	0110 = 1.8.192 (8.5 seconds)							
	0101 = 1:2,048 (2.1 seconds)							
	0100 = 1:512 (528 ms)							
	0011 = 1:128 (132 ms)							
	0010 = 1.32 (33 IIIS) 0001 = 1.8 (8.3 ms)							
	0000 = 1.2 (2.1 ms)							

REGISTER 25-5: DEVID: DEVICE ID REGISTER

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23			•				bit 16
R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15							bit 8
R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0
Legend: R = Read-Only bit U = Unimplemented bit							

Unimplemented: Read as '1' bit 23-16

- bit 15-8 FAMID<7:0>: Device Family Identifier bits
 - 01000010 = PIC24FJ64GA104 family
- bit 7-0 DEV<7:0>: Individual Device Identifier bits

00000010 = PIC24FJ32GA102

- 00000110 = PIC24FJ64GA102 00001010 = PIC24FJ32GA104
- 00001110 = PIC24FJ64GA104

REGISTER 25-6: DEVREV: DEVICE REVISION REGISTER

U	U	U	U	U	U	U	U	
	—	—	—	—	—	—	—	
bit 23							bit 16	
U	U	U	U	U	U	U	U	
	—	—	—	—	—	—	—	
bit 15							bit 8	
U	U	U	U	R	R	R	R	
	-	—	—	REV3	REV2	REV1	REV0	
bit 7							bit 0	
Legend:	Legend: R = Read-only bit U = Unimplemented bit							

bit 23-4 Unimplemented: Read as '0'

bit 3-0

REV<3:0>: Minor Revision Identifier bits

Encodes revision number of the device (sequential number only; no major/minor fields).

25.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction is executed before that window causes a WDT Reset; this is similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

25.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The WDT software option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings.



FIGURE 25-2: WDT BLOCK DIAGRAM

25.4 Deep Sleep Watchdog Timer (DSWDT)

PIC24FJ64GA104 family devices have both a WDT module and a DSWDT module. The latter runs, if enabled, when a device is in Deep Sleep and is driven by either the SOSC or LPRC Oscillator. The clock source is selected by the DSWDTOSC (CW4<4>) Configuration bit.

The DSWDT can be configured to generate a time-out at 2.1 ms to 25.7 days by selecting the respective postscaler.The postscaler can be selected by the Configuration bits, DSWDTPS<3:0> (CW4<3:0>). When the DSWDT is enabled, the clock source is also enabled. DSWDT is one of the sources that can wake the device from Deep Sleep mode.

25.5 Program Verification and Code Protection

PIC24FJ64GA104 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

25.5.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ64GA104 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

TABLE 27-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal $\in \{015\}$
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal $\in \{0255\}$
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016383\}$
lit16	16-bit unsigned literal $\in \{065535\}$
lit23	23-bit unsigned literal \in {08388607}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers \in {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register \in { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		.100 BSC		
Top to Seating Plane	А	-	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	—	—	
Shoulder to Shoulder Width	Е	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	_	_	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B