

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga104-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Other Special Features

- **Peripheral Pin Select:** The Peripheral Pin Select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ64GA104 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent I²C[™] modules that support both Master and Slave modes of operation. Devices also have, through the Peripheral Pin Select (PPS) feature, two independent UARTs with built-in IrDA[®] encoder/decoders and two SPI modules.
- Analog Features: All members of the PIC24FJ64GA104 family include a 10-bit A/D Converter module and a triple comparator module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- **CTMU Interface:** This module provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.
- Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit and 16-bit data transfers with up to 12 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for the use of the core application.

1.3 Details on Individual Family Members

Devices in the PIC24FJ64GA104 family are available in 28-pin and 44-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in several ways:

- Flash Program Memory:
 - PIC24FJ32GA1 devices 32 Kbytes
 - PIC24FJ64GA1 devices 64 Kbytes
- Available I/O Pins and Ports:
 - 28-pin devices 21 pins on two ports
 - 44-pin devices 35 pins on three ports
- Available Interrupt-on-Change Notification (ICN)
 Inputs:
 - 28-pin devices 21
 - 44-pin devices 31
- Available Remappable Pins:
 - 28-pin devices 16 pins
 - 44-pin devices 26 pins
- Available PMP Address Pins:
 - 28-pin devices 3 pins
 - 44-pin devices 12 pins
- Available A/D Input Channels:
 - 28-pin devices 10 pins
 - 44-pin devices 13 pins

All other features for devices in this family are identical. These are summarized in Table 1-1.

A list of the pin features available on the PIC24FJ64GA104 family devices, sorted by function, is shown in Table 1-2. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of this data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

REGISTER 3-2:	CORCON: CPU	CONTROL	REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	•	-	•				bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
_	—	_	_	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0
Logond		C = Clearable	hit				

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Unimplemented: Read as '0'
IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
PSV: Program Space Visibility in Data Space Enable bit
1 = Program space visible in data space
0 = Program space not visible in data space
Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—		INT2EP	INT1EP	INT0EP
bit 7		- -			-		bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	ALTIVT: Enat	ole Alternate Int	errupt Vector ⁻	Table bit			
	1 = Use Alter	nate Interrupt V	ector Table				
	0 = Use stand	lard (default) ve	ector table				
bit 14	DISI: DISI In	struction Status	s bit				
	1 = DISI inst	ruction is active	e etivo				
hit 13-3		ted: Read as '					
bit 2		real Interrupt 2	, Edgo Dotoct [Polarity Soloct I	hit		
DIL 2	1 = Interrupt (n negative edg		- Olarity Select I	UIL		
	0 = Interrupt of	on positive edge	9				
bit 1	INT1EP: Exte	ernal Interrupt 1	Edge Detect F	Polarity Select I	bit		
	1 = Interrupt of	on negative edg	le	-			
	0 = Interrupt o	on positive edge	9				
bit 0	INTOEP: Exte	ernal Interrupt 0	Edge Detect F	Polarity Select I	bit		
	1 = Interrupt of	on negative edg	le				
	0 = Interrupt o	on positive edge	9				

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

8.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The CLKDIV register (Register 8-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator.

The OSCTUN register (Register 8-3) allows the user to fine tune the FRC Oscillator over a range of approximately $\pm 12\%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC Oscillator by a fixed amount.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend:	CO = Clearable Only bit	SO = Settable Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

- bit 14-12 **COSC<2:0>:** Current Oscillator Selection bits
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
 - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL clock mode is selected.

PIC24FJ64GA104 FAMILY

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—		—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown	
bit 15 bit 14-12	ROI: Recover 1 = Interrupt 0 = Interrupt DOZE<2:0>: 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1	r on Interrupt bi s clear the DOZ s have no effec CPU Periphera	t ZEN bit and res t on the DOZE al Clock Ratio S	set the CPU peri N bit Select bits	ipheral clock ra	atio to 1:1		
bit 11	DOZEN: DO2 1 = DO2E<2 0 = CPU per	ZE Enable bit ⁽¹⁾ 2:0> bits specify ripheral clock ra	the CPU perip tio set to 1:1	oheral clock ratio	0			
bit 10-8	RCDIV<2:0>	: FRC Postscal	er Select bits					
	111 = 31.25 110 = 125 kH 101 = 250 kH 100 = 500 kH 011 = 1 MHz 010 = 2 MHz 001 = 4 MHz 000 = 8 MHz	kHz (divide-by-4 Hz (divide-by-64 Hz (divide-by-32 Hz (divide-by-16 (divide-by-8) (divide-by-8) (divide-by-4) (divide-by-2) (divide-by-1)	256) +) ?) ;)					
bit 7-0	Unimplemer	Unimplemented: Read as '0'						

REGISTER 8-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

11.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

REGISTER 12-2: TyCON: TIMER3 AND TIMER5 CONTROL REGIST	ER ⁽³)
--	------------------	---

REGISTER	12-2: TyCC	DN: IIMER3 A	ND TIMER5	CONTROL R	EGISTER	1				
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON ⁽¹⁾	—	TSIDL ⁽¹⁾	_		_	—	_			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0			
—	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	—	_	TCS ^(1,2)	—			
bit 7							bit 0			
Logondi										
R = Readab	le hit	M = M/ritable	hit	II – I Inimplen	nented hit re	ad as '0'				
n – Neluo a		'1' = Rit is set	DIL	$0^{\circ} = \text{Bit is closed}$	arod	au as u v - Ritic unkno				
	IFUR	I – DILIS SEL			aleu					
bit 15	TON: Timerv	On bit ⁽¹⁾								
	1 = Starts 16	1 = Starts 16-bit Timery								
	0 = Stops 16	bit Timery								
bit 14	Unimplemen	nted: Read as 'o)'							
bit 13	TSIDL: Stop in Idle Mode bit ⁽¹⁾									
	1 = Discontin	ue module oper	ration when de	vice enters Idle	e mode					
h:+ 40 7		module operati	on in idle mod	e						
DIT 12-7				– (1)						
DIT 6	TGATE: Timery Gated Time Accumulation Enable bit ⁽¹⁾									
	<u>vvnen ICS = 1:</u> This bit is ignored									
	When TCS = 0 :									
	1 = Gated time accumulation is enabled									
	0 = Gated tir	me accumulation	n is disabled							
bit 5-4	TCKPS<1:0>	: Timery Input (Clock Prescale	e Select bits ⁽¹⁾						
	11 = 1:256									
	10 - 1.04 01 = 1:8									
	00 = 1:1									
bit 3-2	Unimplemen	ted: Read as 'o)'							
bit 1	TCS: Timery	Clock Source S	elect bit ^(1,2)							
	1 = External	clock from pin	ГуСК (on the r	ising edge)						
	0 = Internal o	clock (Fosc/2)								
bit 0	Unimplemen	nted: Read as 'o)′							
Note 1: V	Vhen 32-bit oper	ration is enabled	d (T2CON<3>	or T4CON<3>	= 1), these bi	its have no effect o	on Timery			
0	peration; all time	er functions are	set through T2	2CON and T4C	ON.		(Devin 1 1			
2: It	10S = 1, RPIN	NKX (TXCK) MU	st be configure	ed to an availab	ie RPh pin. S	ee Section 10.4 '	reripheral			

Pin Select (PPS)" for more information. 3: Changing the value of TyCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

13.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 34. "Input Capture with Dedicated Timer" (DS39722).

Devices in the PIC24FJ64GA104 family all feature 5 independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 20 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- · Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 13-1) and ICxCON2 (Register 13-2). A general block diagram of the module is shown in Figure 13-1.

13.1 General Operating Modes

13.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the input capture module operates in a free-running mode. The internal 16-bit counter ICxTMR counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL bits to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).



REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2 ⁽²⁾	ENFLT1
bit 15							bit 8

R/W-0	R/W-0, HCS	R/W-0, HCS	R/W-0, HCS	R/W-0	R/W-0	R/W-0	R/W-0
ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2 ⁽¹⁾	OCM1 ⁽¹⁾	OCM0 ⁽¹⁾
bit 7							bit 0

Legend:	HCS = Hardware Clearable/Settable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unkn		x = Bit is unknown			

bit 15-14	Unimplemented: Read as '0
-----------	---------------------------

- bit 13
 OCSIDL: Stop Output Compare x in Idle Mode Control bit

 1 = Output compare x halts in CPU Idle mode
 0 = Output compare x continues to operate in CPU Idle mode

 bit 12-10
 OCTSEL<2:0>: Output Compare x Timer Select bits
- 111 = System clock 110 = Reserved 101 = Reserved 100 = Timer1 011 = Timer5 010 = Timer4001 = Timer3 000 = Timer2**ENFLT2:** Comparator Fault Input Enable bit⁽²⁾ bit 9 1 = Comparator Fault input is enabled 0 = Comparator Fault input is disabled bit 8 **ENFLT1:** OCFB Fault Input Enable bit 1 = OCFB Fault input is enabled 0 = OCFB Fault input is disabled
 - bit 7 ENFLT0: OCFA Fault Input Enable bit
 - 1 = OCFA Fault input is enabled
 - 0 = OCFA Fault input is disabled
 - bit 6 **OCFLT2:** PWM Comparator Fault Condition Status bit⁽²⁾
 - 1 = PWM comparator Fault condition has occurred (this is cleared in hardware only)
 - 0 = PWM comparator Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
 - bit 5 OCFLT1: PWM OCFB Fault Input Enable bit 1 = PWM OCFB Fault condition has occurred (this is cleared in hardware only)
 - 0 = PWM OCFB Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
 - bit 4 **OCFLT0:** PWM OCFA Fault Condition Status bit
 - 1 = PWM OCFA Fault condition has occurred (this is cleared in hardware only)
 - 0 = PWM OCFA Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
 - bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
 - 0 = TRIGSTAT is only cleared by software
 - Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".
 - **2:** The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3.

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

HS = Hardware Settable bit

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1 ⁽³⁾	DCB0 ⁽³⁾	OC32
bit 15							bit 8

R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

R = Readable bit W = Writable bit		U = Unimplemented bit,	read as '0'	
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	FLTMD	: Fault Mode Select bit		
	1 = Fa	ult mode is maintained until the	e Fault source is removed and	the corresponding OCFLT0 bit is
	0 = Fa	ult mode is maintained until the	Fault source is removed and	a new PWM period starts
bit 14	FLTOU	T: Fault Out bit		
	1 = PV	VM output is driven high on a F	ault	
	0 = PV	VM output is driven low on a Fa	ault	
bit 13	FLTTR	IEN: Fault Output State Select	bit	
	1 = Pir	n is forced to an output on a Fa	ult condition	
hit 12		• OCMP Invert hit	ardull	
511 12	1 = 00	Cx output is inverted		
	0 = 00	Cx output is not inverted		
bit 11	Unimp	lemented: Read as '0'		
bit 10-9	DCB<1	:0>: OC Pulse-Width Least Sig	gnificant bits ⁽³⁾	
	11 = D	elay OCx falling edge by 3/4 of	the instruction cycle	
	10 = D 01 = D	elay OCx failing edge by 1/2 of elay OCx failing edge by 1/4 of	the instruction cycle	
	00 = 0	Cx falling edge occurs at start of	of the instruction cycle	
bit 8	OC32:	Cascade Two OC Modules Ena	able bit (32-bit operation)	
	1 = Ca	scade module operation enable	ed	
	0 = Ca	scade module operation disabl	ed	
bit /		G: OCx Trigger/Sync Select bit		
	1 = 111 0 = Sy	nchronize OCx with source designation	signated by SYNCSELX bits	
bit 6	TRIGS	TAT: Timer Trigger Status bit	0 ,	
	1 = Tir	ner source has been triggered	and is running	
	0 = Tir	ner source has not been trigger	red and is being held clear	
bit 5	OCTRI	S: OCx Output Pin Direction Se	elect bit	
	1 = OC	x pin is tri-stated	eated to OCy ain	
	0 = Ou	tput compare peripheral x conn	lected to OCX pin	
Note 1:	Do not use SYNCSEL	an OC module as its own trigg setting.	er source, either by selecting	this mode or another equivalent
2:	Use these	inputs as trigger sources only a	ind never as sync sources.	
3:	These bits OCM bits (affect the rising edge when OC OCxCON1<1:0>) = 001.	INV = 1. The bits have no effe	ect when the

Legend:

PIC24FJ64GA104 FAMILY

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0	—	UTXBRK	UTXEN ⁽²⁾	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA

Legend:	C = Clearable bit	HC = Hardware Cleara	ble bit
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits

11 = Reserved; do not use

bit 7

- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit⁽¹⁾

DIL 14	
	<u>IREN = 0:</u>
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: Transmit Enable bit ⁽²⁾
	1 = Transmit is enabled, UxTX pin is controlled by UARTx
	0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by port
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full; at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
	0 = Transmit Shift Register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters

- Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).
 - If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

bit 0

PIC24FJ64GA104 FAMILY

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPEN		PSIDL	ADRMUX1 ⁽¹⁾	ADRMUX0 ⁽¹⁾	PTBEEN	PTWREN	PTRDEN
bit 15				II			bit 8
R/W-0	R/W-0	R/W-0 ⁽²⁾	U-0	R/W-0 ⁽²⁾	R/W-0	R/W-0	R/W-0
CSF1	CSF0	ALP	—	CS1P	BEP	WRSP	RDSP
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	red	x = Bit is unkn	iown
bit 15	PMPEN: Par 1 = PMP is 6 0 = PMP is 0	allel Master Po enabled disabled, no off	rt Enable bit -chip access pe	rformed			
bit 14	Unimplemer	nted: Read as	0'				
bit 13	PSIDL: Stop	in Idle Mode b	it				
	1 = Discontir 0 = Continue	nue module op e module opera	eration when de ition in Idle mod	evice enters Idle le	mode		
bit 12-11	ADRMUX<1: 11 = Reserv 10 = All 16 I 01 = Lower PMA< 00 = Addres	:0>: Address/D /ed bits of address 8 bits of addr 10:8> ss and data app	ata Multiplexing are multiplexed ess are multiple pear on separat) Selection bits ⁽¹ on PMD<7:0> exed on PMD<7	pins 7:0> pins; upp	per 3 bits are r	nultiplexed on
bit 10	PTBEEN: By 1 = PMBE pc 0 = PMBE pc	rte Enable Port ort is enabled ort is disabled	Enable bit (16-	Bit Master mode	e)		
bit 9	PTWREN: W	/rite Enable Str	obe Port Enable	e bit			
	1 = PMWR/F 0 = PMWR/F	PMENB port is PMENB port is	enabled disabled				
bit 8	PTRDEN: Re 1 = PMRD/P 0 = PMRD/P	ead/Write Strob	e Port Enable b nabled isabled	bit			
bit 7-6	CSF<1:0>: C	hip Select Fun	ction bits				
	11 = Reserve 10 = PMCS1 01 = Reserve 00 = Reserve	ed functions as c ed ed	hip set				
bit 5	ALP: Addres 1 = Active-hi 0 = Active-lo	s Latch Polarit igh <u>(PMALL</u> an w (PMALL and	y bit ⁽²⁾ d <u>PMALH)</u> I PMALH)				
bit 4	Unimplemer	nted: Read as	0'				
bit 3	CS1P: Chip S 1 = Active-hi 0 = Active-lo	Select 1 Polarit igh <u>(PMCS1/PI</u> w (PMCS1/PN	y bit ⁽²⁾ MCS1) ICS1)				
Noto 1: DI	10-25 bite	aro not availab	lo on 28 nin do	lices			

REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER

- **Note 1:** PMA<10:2> bits are not available on 28-pin devices.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

NOTES:

20.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction of the data that is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

20.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt.

20.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- 2. Configure the module for the desired operation:
 - Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits
 - e) Configure the data width and shift direction using the DWIDTH and LENDIAN bits
 - f) Select the desired interrupt mode using the CRCISEL bit
- Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left
- Clear old results by writing 00h to CRCWDATL and CRCWDATH. CRCWDAT can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

20.2 Registers

There are eight registers associated with the module:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 20-1 and Register 20-2) control the operation of the module, and configure the various settings. The CRCXOR registers (Register 20-3 and Register 20-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word, input data and CRC processed output, respectively.

REGISTER 25-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16
r-x	R/PO-1	R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1
r	JTAGEN ⁽¹⁾	GCP	GWRP	DEBUG	—	ICS1	ICS0
bit 15	•		•				bit 8
R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	WINDIS	_	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read as '0'	
-n = Value when device is unprogrammed		'1' = Bit is set	'0' = Bit is cleared

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit ⁽¹⁾
	1 = JTAG port is enabled 0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit
	1 = Code protection is disabled0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	1 = Writes to program memory are allowed0 = Writes to program memory are disabled
bit 11	DEBUG: Background Debugger Enable bit
	1 = Device resets into Operational mode0 = Device resets into Debug mode
bit 10	Unimplemented: Read as '1'
bit 9-8	ICS<1:0>: Emulator Pin Placement Select bits
	 11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use
bit 7	FWDTEN: Watchdog Timer Enable bit
	1 = Watchdog Timer is enabled0 = Watchdog Timer is disabled
bit 6	WINDIS: Windowed Watchdog Timer Disable bit
	 1 = Standard Watchdog Timer is enabled 0 = Windowed Watchdog Timer is enabled; FWDTEN must be '1'
bit 5	Unimplemented: Read as '1'
bit 4	FWPSA: WDT Prescaler Ratio Select bit 1 = Prescaler ratio of 1:128 0 = Prescaler ratio of 1:32

Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming[™] (ICSP[™]). It cannot be modified while connected through the JTAG interface.

PIC24FJ64GA104 FAMILY

REGISTER 25-5: DEVID: DEVICE ID REGISTER

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23			•				bit 16
R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15							bit 8
R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0
Legend: R :	= Read-Onlv bit	t		U = Unimplem	nented bit		

Unimplemented: Read as '1' bit 23-16

- bit 15-8 FAMID<7:0>: Device Family Identifier bits
 - 01000010 = PIC24FJ64GA104 family
- bit 7-0 DEV<7:0>: Individual Device Identifier bits

00000010 = PIC24FJ32GA102

- 00000110 = PIC24FJ64GA102 00001010 = PIC24FJ32GA104
- 00001110 = PIC24FJ64GA104

REGISTER 25-6: DEVREV: DEVICE REVISION REGISTER

U	U	U	U	U	U	U	U
	—	—	—	—	—	—	—
bit 23							bit 16
U	U	U	U	U	U	U	U
	—	—	—	—	—	—	—
bit 15							bit 8
U	U	U	U	R	R	R	R
	-	—	—	REV3	REV2	REV1	REV0
bit 7							bit 0
Legend:	R = Read-only bit			U = Unimpler	mented bit		

bit 23-4 Unimplemented: Read as '0'

bit 3-0

REV<3:0>: Minor Revision Identifier bits

Encodes revision number of the device (sequential number only; no major/minor fields).

26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

DC CHARACTERISTICS		$ \begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $				
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions		
Idle Current (I	IDLE) ⁽²⁾					
DC41	67	100	μA	-40°C		
DC41a	68	100	μA	+25°C	2 01/(3)	
DC41b	74	100	μA	+85°C	2.000	
DC41f	102	120	μA	+125°C		
DC41c	166	265	μA	-40°C		0.5 MIFS
DC41d	167	265	μA	+25°C	2 2\/(4)	
DC41e	177	265	μA	+85°C	5.50 ()	
DC41g	225	285	μA	+125°C		
DC40	125	180	μA	-40°C		
DC40a	125	180	μA	+25°C	2 01/(3)	1 MIPS
DC40b	125	180	μA	+85°C	2.000	
DC40c	167	200	μA	+125°C	3.3∨ ⁽⁴⁾	
DC40d	210	350	μA	-40°C		
DC40e	210	350	μA	+25°C		
DC40f	210	350	μA	+85°C		
DC40g	305	370	μA	+125°C		
DC43	0.5	0.6	mA	-40°C		4 MIPS
DC43a	0.5	0.6	mA	+25°C	2 01/(3)	
DC43b	0.5	0.6	mA	+85°C	2.000	
DC43c	0.54	0.62	mA	+125°C		
DC43d	0.75	0.95	mA	-40°C		
DC43e	0.75	0.95	mA	+25°C	2 2\/(4)	
DC43f	0.75	0.95	mA	+85°C	5.50 ()	
DC43g	0.8	0.97	mA	+125°C		
DC47	2.6	3.3	mA	-40°C		
DC47a	2.6	3.3	mA	+25°C	2 51/(3)	
DC47b	2.6	3.3	mA	+85°C	2.50(3)	
DC47f	2.7	3.4	mA	+125°C		
DC47c	2.9	3.5	mA	-40°C		
DC47d	2.9	3.5	mA	+25°C	2 21/(4)	
DC47e	2.9	3.5	mA	+85°C	3.37	
DC47g	3.0	3.6	mA	+125°C		

TABLE 28-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with the core off, OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator is disabled (DISVREG is tied to VDD).

4: On-chip voltage regulator is enabled (DISVREG is tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

IPC1 (Interrupt Priority Control 1)	. 83
IPC10 (Interrupt Priority Control 10)	. 92
IPC11 (Interrupt Priority Control 11)	. 93
IPC12 (Interrupt Priority Control 12)	. 94
IPC15 (Interrupt Priority Control 15)	. 95
IPC16 (Interrupt Priority Control 16)	. 96
IPC18 (Interrupt Priority Control 18)	. 97
IPC19 (Interrupt Priority Control 19)	. 97
IPC2 (Interrupt Priority Control 2)	. 84
IPC3 (Interrupt Priority Control 3)	. 85
IPC4 (Interrupt Priority Control 4)	. 86
IPC5 (Interrupt Priority Control 5)	. 87
IPC6 (Interrupt Priority Control 6)	. 88
IPC7 (Interrupt Priority Control 7)	. 89
IPC8 (Interrupt Priority Control 8)	. 90
IPC9 (Interrupt Priority Control 9)	. 91
MINSEC (RTCC Minutes and Seconds Value)	207
MTHDY (RTCC Month and Day Value)	206
NVMCON (Flash Memory Control)	. 53
OCxCON1 (Output Compare x Control 1)	161
OCxCON2 (Output Compare x Control 2)	163
OSCCON (Oscillator Control)	103
OSCTUN (FRC Oscillator Tune)	106
PADCFG1 (Pad Configuration Control) 197,	204
PMADDR (Parallel Port Address)	195
PMAEN (Parallel Port Enable)	195
PMCON (Parallel Port Control)	192
PMMODE (Parallel Port Mode)	194
PMSTAT (Parallel Port Status)	196
RCFGCAL (RTCC Calibration and	
Configuration)	203
RCON (Reset Control)	.60
REFOCON (Reference Oscillator Control)	109
RPINRU (Peripheral Pin Select Input U)	129
RPINRT (Peripheral Pin Select Input 1)	129
RPINR11 (Peripheral Pin Select Input 11)	132
RPINR 16 (Peripheral Pin Select Input 16)	100
RPINR 19 (Peripheral Pin Select Input 19)	100
PPINR20 (Peripheral Pin Select Input 20)	134
PPINP22 (Peripheral Pin Select Input 21)	134
PDINR22 (Peripheral Din Select Input 22)	100
PDIND3 (Peripheral Pin Select Input 3)	130
PPINP4 (Peripheral Pin Select Input 4)	130
PDIND7 (Perinheral Pin Select Input 7)	130
RPINR8 (Perinheral Pin Select Input 8)	131
RPINR9 (Perinheral Pin Select Input 9)	132
RPOR0 (Perinheral Pin Select Output 0)	136
RPOR1 (Perinheral Pin Select Output 1)	136
RPOR10 (Perinheral Pin Select Output 1)	141
RPOR11 (Peripheral Pin Select Output 11)	141
RPOR12 (Peripheral Pin Select Output 12)	142
RPOR2 (Peripheral Pin Select Output 2)	137
RPOR3 (Peripheral Pin Select Output 3)	137
RPOR4 (Peripheral Pin Select Output 4)	138
RPOR5 (Peripheral Pin Select Output 5)	138
RPOR6 (Peripheral Pin Select Output 6)	139
RPOR7 (Peripheral Pin Select Output 7)	139
RPOR8 (Peripheral Pin Select Output 8)	140
RPOR9 (Peripheral Pin Select Output 9)	140
SPIxCON1 (SPIx Control 1)	170
SPIxCON2 (SPIx Control 2)	171
SPIxSTAT (SPIx Status and Control)	168
SR (ALU STATUS)	, 69
T1CON (Timer1 Control)	144

spi T

Timer1	143
Timer2/3 and Timer4/5	145
Timing Diagrams	
CLKO and I/O Characteristics	
External Clock	278
Triple Comparator	229
U	

-	
UART	183
Baud Rate Generator (BRG)	184
IrDA Support	185
Operation of UxCTS and UxRTS Pins	185
Receiving	
8-Bit or 9-Bit Data Mode	185
Transmitting	
8-Bit Data Mode	185
9-Bit Data Mode	185
Break and Sync Sequence	185
Universal Asynchronous Receiver Transmitter. See UA	RT.

NOTES: