

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga104t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:




TABLE	4-5:	INTE	RRUPT	CONTR	ROLLER	REGIS	STER M	AP										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON1	0080	NSTDIS	_	_	_	_	_	_	—			_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	f
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	_		INT2EP	INT1EP	INT0EP	T
IFS0	0084	_	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF	T
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	_	_	_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	
IFS2	0088	_	_	PMPIF	_	—	_	OC5IF	—	IC5IF	IC4IF	IC3IF	—	_	—	SPI2IF	SPF2IF	
IFS3	008A		RTCIF		_	_	_	_	_	_	—	_	_		MI2C2IF	SI2C2IF	_	
IFS4	008C	_	_	CTMUIF	_	_	_	_	LVDIF	—	—	_	—	CRCIF	U2ERIF	U1ERIF	_	
IEC0	0094	_	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INTOIE	
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	_	_	—	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	
IEC2	0098	_	_	PMPIE	_	_	_	OC5IE	_	IC5IE	IC4IE	IC3IE	—	_	_	SPI2IE	SPF2IE	
IEC3	009A	_	RTCIE		_	—	_	—	—	—	—	_	—	_	MI2C2IE	SI2C2IE	—	
IEC4	009C	_	_	CTMUIE	_	_	_	_	LVDIE	—	—	_	—	CRCIE	U2ERIE	U1ERIE	_	
IPC0	00A4		T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0		INT0IP2	INT0IP1	INT0IP0	
IPC1	00A6	_	T2IP2	T2IP1	T2IP0	—	OC2IP2	OC2IP1	OC2IP0	—	IC2IP2	IC2IP1	IC2IP0	_	—	_	—	
IPC2	00A8		U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPF1IP2	SPF1IP1	SPF1IP0		T3IP2	T3IP1	T3IP0	
IPC3	00AA		_	_	_	_	_	_	_	_	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0	
IPC4	00AC	_	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0	—	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	
IPC5	00AE		_	_	_	_	_	_	_	_	—	_	_		INT1IP2	INT1IP1	INT1IP0	
IPC6	00B0	_	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0	—	OC3IP2	OC3IP1	OC3IP0	_	_	_	_	
IPC7	00B2	—	U2TXIP2	U2TXIP1	U2TXIP0	—	U2RXIP2	U2RXIP1	U2RXIP0	—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	
IPC8	00B4		_	_	_	_	_	_	_	_	SPI2IP2	SPI2IP1	SPI2IP0		SPF2IP2	SPF2IP1	SPF2IP0	
IPC9	00B6		IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0		_	_	_	
IPC10	00B8	_	_		_	—	_	—	—	—	OC5IP2	OC5IP1	OC5IP0	_	—	_	—	
IPC11	00BA		_	_	_	_	_	_	_	_	PMPIP2	PMPIP1	PMPIP0		_	_	_	
IPC12	00BC		_	_	_	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0		_	_	_	
IPC15	00C2	_	_	—	_	—	RTCIP2	RTCIP1	RTCIP0	—	—	-	_	_	_	—	—	Γ
IPC16	00C4		CRCIP2	CRCIP1	CRCIP0		U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	_	_	_	
IPC18	00C8				_	_		_	_		_	_	—	_	LVDIP2	LVDIP1	LVDIP0	Ι
IPC19	00CA	_	_		_	—	_	_	_		CTMUIP2	CTMUIP1	CTMUIP0	_	_	—	—	ſ
INTTREG	00E0	CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM	ĩ

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All

Resets

0000

0000

0000

0000

0000

0000

0000

0000

0000

0000

0000

0000

4444

4440

4444

0044

4444

0004

4440

4444

0044

4440

0040 0040

0440

0400

4440

0004

0040

0000

TABLE 4-23: SYSTEM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	-	-	DPSLP	СМ	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK		CF	POSCEN	SOSCEN	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	_	_	_		_	-	—	_	0100
OSCTUN	0748	_		_			_		_	-		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	074E	ROEN	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_		_	_	_	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The Reset value of the RCON register is dependent on the type of Reset event. See Section 6.0 "Resets" for more information.

2: The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 8.0 "Oscillator Configuration" for more information.

TABLE 4-24: DEEP SLEEP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets ⁽¹⁾
DSCON	758	DSEN			—	_	_	_	_	_	_	—		-	—	DSBOR	RELEASE	0000
DSWAKE	075A	_	_	_	_	_	_	_	DSINT0	DSFLT	_	_	DSWDT	DSRTC	DSMCLR	_	DSPOR	0001
DSGPR0	075C							Deep SI	eep Genera	I Purpose R	egister 0							0000
DSGPR1	075E							Deep SI	eep Genera	I Purpose R	egister 1							0000
Legend:	— = unimplemented, read as '0'. Reset values are shown in hexadecimal.																	

Note 1: The Deep Sleep registers are only reset on a VDD POR event.

TABLE 4-25: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_	_	_	_	_	_	ERASE	_	_	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	—	_	—	_	—	—	—	—			١	VMKEY R	egister<7:0	>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-26: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	—	—	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_		ADC1MD	0000
PMD2	0772	_	_	_	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_		_	_	CMPMD	RTCCMD	PMPMD	CRCMD	_		_	_	_	I2C2MD	_	0000
PMD4	0776	_	_	_	_	_	—	—	_	—			—	REFOMD	CTMUMD	LVDMD	—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Interrupt Source	Vector	IVT Address	AIVT	Inte	errupt Bit Locat	ions
interrupt Source	Number	IVI Address	Address	Flag	Enable	Priority
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>
CTMU Event	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>
I2C1 Slave Event	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>
LVD Low-Voltage Detect	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>
Parallel Master Port	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>
Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>

TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS

[
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS		—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	_
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	e bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is se	et	'0' = Bit is clea	ared	x = Bit is unkno	own
bit 14-5	1 = Interrupt r 0 = Interrupt r Unimplement	nesting is enal ted: Read as	bled '0'				
bit 4	MATHERR: A 1 = Overflow t 0 = Overflow t	trap has occu		t			
bit 3		•	Trap Status bit				
	1 = Address e 0 = Address e	error trap has	occurred				
bit 2	STKERR: Sta	ick Error Trap	Status bit				
	1 = Stack erro 0 = Stack erro						
bit 1	OSCFAIL: Os	cillator Failure	e Trap Status bit	:			
	1 = Oscillator 0 = Oscillator	•	as occurred as not occurred				
bit 0	Unimplement	ted: Read as	'0'				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	OC3IP2	OC3IP1	OC3IP0				
bit 7							bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '	0'				
bit 14-12	T4IP<2:0>: ⊺	Timer4 Interrupt	Priority bits				
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
		pt is priority 1					
	001 = menu						
		ipt is priority i ipt source is dis	abled				
bit 11	000 = Interru						
bit 11 bit 10-8	000 = Interru Unimplemer	pt source is dis	0'	Interrupt Priorit	ty bits		
	000 = Interru Unimplemer OC4IP<2:0>	ipt source is dis nted: Read as '	^{0'} are Channel 4	-	ty bits		
	000 = Interru Unimplemer OC4IP<2:0>	ipt source is dis nted: Read as ' : Output Compa	^{0'} are Channel 4	-	ty bits		
	000 = Interru Unimplemer OC4IP<2:0>	ipt source is dis nted: Read as ' : Output Compa	^{0'} are Channel 4	-	ty bits		
	000 = Interru Unimplemer OC4IP<2:0> 111 = Interru • •	nted: Read as ' ted: Read as ' Output Compa pt is priority 7 (^{0'} are Channel 4	-	ty bits		
	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru	ipt source is dis nted: Read as ' : Output Compa	₀ ' are Channel 4 highest priorit <u>y</u>	-	ty bits		
	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru	nted: Read as ' toutput Compa pt is priority 7 (pt is priority 1	₀ ' are Channel 4 highest priorit <u>y</u> abled	-	ty bits		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru	nted: Read as ' ted: Read as ' Output Compa pt is priority 7 (upt is priority 1 upt source is dis	^{0'} are Channel 4 highest priority abled 0'	/ interrupt)			
bit 10-8 bit 7	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	 pt source is dis nted: Read as ' Output Compare pt is priority 7 (pt is priority 1 pt source is dis nted: Read as ' 	^{0'} are Channel 4 highest priority abled ^{0'} are Channel 3	/ interrupt)			
bit 10-8 bit 7	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	 appt source is displayed as 'a source is displayed as 'a source is priority 7 (appt is priority 1 appt source is displayed as 'a source is displayed as 'a source is displayed as 'a source as a source a	^{0'} are Channel 4 highest priority abled ^{0'} are Channel 3	/ interrupt)			
bit 10-8 bit 7	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	 appt source is displayed as 'a source is displayed as 'a source is priority 7 (appt is priority 1 appt source is displayed as 'a source is displayed as 'a source is displayed as 'a source as a source a	^{0'} are Channel 4 highest priority abled ^{0'} are Channel 3	/ interrupt)			
bit 10-8 bit 7	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru	 apt source is displayed by the source i	^{0'} are Channel 4 highest priority abled ^{0'} are Channel 3	/ interrupt)			
bit 10-8 bit 7	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru	 appt source is displayed as 'a source is displayed as 'a source is priority 7 (appt is priority 1 appt source is displayed as 'a source is displayed as 'a source is displayed as 'a source as a source a	^{0'} are Channel 4 highest priority abled 0' are Channel 3 highest priority	/ interrupt)			

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>), to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or SOSC (if SOSCEN remains set).
 - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- 2. Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 8-1.

EXAMPLE 8-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON, #0

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

10.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-14). Each register contains up to two sets of 5-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Select options supported by the device.

Input Name	Function Name	Register	Function Mapping Bits
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Input Capture 3	IC3	RPINR8	IC3R<5:0>
Input Capture 4	IC4	RPINR8	IC4R<5:0>
Input Capture 5	IC5	RPINR9	IC5R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<5:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<5:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<5:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<5:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<5:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<5:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<5:0>
UART2 Receive	U2RX	RPINR19	U2RXR<5:0>

TABLE 10-2: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains up to two 5-bit fields, with each field being associated with one RPn pin (see Register 10-15 through Register 10-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-3).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

TABLE 10-3	SELECTABLE OUTPUT SOURCES	(MAPS FUNCTION TO OUTPUT)
TADLE 10-J.	SELECTABLE COTT OF SCORCES	

Output Function Number ⁽¹⁾	Function	Output Name		
0	NULL ⁽²⁾	Null		
1	C1OUT	Comparator 1 Output		
2	C2OUT	Comparator 2 Output		
3	U1TX	UART1 Transmit		
4	U1RTS ⁽³⁾	UART1 Request To Send		
5	U2TX	UART2 Transmit		
6	U2RTS ⁽³⁾	UART2 Request To Send		
7	SDO1	SPI1 Data Output		
8	SCK1OUT	SPI1 Clock Output		
9	SS1OUT	SPI1 Slave Select Output SPI2 Data Output SPI2 Clock Output SPI2 Slave Select Output Output Compare 1		
10	SDO2			
11	SCK2OUT			
12	SS2OUT			
18	OC1			
19	OC2	Output Compare 2		
20	OC3	Output Compare 3		
21	OC4	Output Compare 4		
22	OC5	Output Compare 5		
23-28	(unused)	NC		
29	CTPLS	CTMU Output Pulse		
30	C3OUT	Comparator 3 Output		
31	(unused)	NC		

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA[®] BCLK functionality uses this output.

14.4 Subcycle Resolution

The DCB bits (OCxCON2<10:9>) provide for resolution better than one instruction cycle. When used, they delay the falling edge generated by a match event by a portion of an instruction cycle.

For example, setting DCB<1:0> = 10 causes the falling edge to occur half way through the instruction cycle in which the match event occurs, instead of at the beginning. These bits cannot be used when OCM<2:0> = 001. When operating the module in PWM mode (OCM<2:0> = 110 or 111), the DCB bits will be double-buffered. The DCB bits are intended for use with a clock source identical to the system clock. When an OCx module with enabled prescaler is used, the falling edge delay caused by the DCB bits will be referenced to the system clock period, rather than the OCx module's period.

TABLE 14-1:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (FCY = 4 MHz) ⁽¹⁾
-------------	--

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Prescaler Ratio	8	1	1	1	1	1	1
Period Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

TABLE 14-2:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz) ⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Prescaler Ratio	8	1	1	1	1	1	1
Period Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽⁴		-	-	-		-	-
bit 7) CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0 bit
							bit
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown
bit 15-13	Unimplemen	ted: Read as '	٥'				
bit 12	•			modes only)(1)			
			abled; pin funct				
		SPI clock is ena					
bit 11	DISSDO: Dis	able SDOx pin	bit ⁽²⁾				
			y module; pin fu	inctions as I/O			
bit 10	•	n is controlled l	by the module nunication Sele	at hit			
		nication is word					
		nication is byte-	· · /				
bit 9		ata Input Sam					
	Master mode						
			t the end of dat				
	Slave mode:	a is sampled a		data output time	;		
		e cleared when	SPIx is used in	Slave mode.			
bit 8	CKE: SPIx C	lock Edge Sele	ect bit ⁽³⁾				
		•		n from active cl	ock state to Idle	e clock state (s	ee bit 6)
				n from Idle cloc			
bit 7			(Slave mode) b	oit ⁽⁴⁾			
		is used for Slav is not used by i		ontrolled by po	rt function		
bit 6		Polarity Select I	•				
	1 = Idle state	e for clock is a l	nigh level; activ	e state is a low			
			-	state is a high	level		
bit 5		ster Mode Enat	ole bit				
	1 = Master n 0 = Slave mo						
Note 1:	If DISSCK = 0, S	CKx must be c	onfigured to an	available RPn	pin. See Sectio	on 10.4 "Perip	heral Pin
-	Select (PPS)" fo						
2:	If DISSDO = 0, S Select (PPS)" fo	r more informa	tion.				
3:	The CKE bit is no SPI modes (FRM		ramed SPI mod	les. The user s	hould program	this bit to '0' fo	or the Frame
4:	If SSEN = 1, SSX (PPS)" for more		gured to an ava	ilable RPn pin.	See Section 1	0.4 "Periphera	al Pin Selec

NOTES:

22.0 TRIPLE COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual", Section 46. "Scalable Comparator Module" (DS39734)

The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs, as well as voltage reference inputs from the voltage reference generator and band gap reference. The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 22-1. Diagrams of the possible individual comparator configurations are shown in Figure 22-2.

Each comparator has its own control register, CMxCON (Register 22-1), for enabling and configuring its operation. The output and event status of all three comparators are provided in the CMSTAT register (Register 22-2).




FIGURE 22-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM

27.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the							
	PIC24F instruction set architecture, and is							
	not intended to be a comprehensive							
	reference source.							

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 27-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 27-2 lists all of the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.




TABLE 28-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.50 to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4 DC 4		32 8 24 6	MHz MHz MHz MHz	EC, $-40^{\circ}C \le TA \le +85^{\circ}C$ ECPLL, $-40^{\circ}C \le TA \le +85^{\circ}C$ EC, $-40^{\circ}C \le TA \le +125^{\circ}C$ ECPLL, $-40^{\circ}C \le TA \le +125^{\circ}C$	
		Oscillator Frequency	3 3 10 31 3 10		10 8 32 33 6 24	MHz MHz MHz kHz MHz MHz	XT XTPLL, $-40^{\circ}C \le TA \le +85^{\circ}C$ HS, $-40^{\circ}C \le TA \le +85^{\circ}C$ SOSC XTPLL, $-40^{\circ}C \le TA \le +125^{\circ}C$ HS, $-40^{\circ}C \le TA \le +125^{\circ}C$	
OS20	Tosc	Tosc = 1/Fosc				_	See parameter OS10 for Fosc value	
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5		DC	ns		
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—	—	ns	EC	
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	—	20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽³⁾	_	6	10	ns		
OS41	TckF	CLKO Fall Time ⁽³⁾	_	6	10	ns		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
OS50	Fplli	PLL Input Frequency Range	3 3	_	8 6	MHz MHz	ECPLL, HSPLL, XTPLL modes, -40°C \leq TA \leq +85°C ECPLL, HSPLL, XTPLL modes, -40°C \leq TA \leq +125°C	
OS51	Fsys	PLL Output Frequency Range	8 8	_	32 24	MHz MHz	$\begin{array}{l} -40^\circ C \leq T_A \leq +85^\circ C \\ -40^\circ C \leq T_A \leq +125^\circ C \end{array}$	
OS52	Тгоск	PLL Start-up Time (Lock Time)	-	—	2	ms		
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 28-18: INTERNAL RC OSCILLATOR SPECIFICATIONS

AC CHARACTERISTICS			$ \begin{array}{ l l l l l l l l l l l l l l l l l l l$					
Param No.	Sym	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
	TFRC	FRC Start-up Time	_	15	_	μS		
	TLPRC	LPRC Start-up Time	—	500	_	μS		

TABLE 28-19: INTERNAL RC OSCILLATOR ACCURACY

АС СНА	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Characteristic	Min	Тур	Max	Units	Conditions
F20	FRC Accuracy @ 8 MHz ^(1,3)	-1.25	<u>+</u> 0.25	1.0	%	$-40^{\circ}C \leq TA \leq +85^{\circ}C, \ 3.0V \leq V\text{DD} \leq 3.6V$
F21	LPRC Accuracy @ 31 kHz ⁽²⁾	-15	_	15	%	$-40^{\circ}C \leq Ta \leq +85^{\circ}C, \ 3.0V \leq V\text{DD} \leq 3.6V$


Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.

2: Change of LPRC frequency as VDD changes.

3: To achieve this accuracy, physical stress applied to the microcontroller package (ex: by flexing the PCB) must be kept to a minimum.

29.0 PACKAGING INFORMATION

29.1 Package Marking Information



28-Lead SOIC (.300")



PIC24FJ32GA102/SO@3

1010017

PIC24FJ32GA102

-I/SP@3 1010017

Example

()



28-Lead SPDIP



28-Lead SSOP



Example

Example



Legend:	XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	ΥY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
		Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)
		can be found on the outer packaging for this package.
Note:	n the ever	nt the full Microchip part number cannot be marked on one line, it will
	be carried	d over to the next line, thus limiting the number of available
	characters	for customer-specific information.

CRC

Registers	215
Typical Operation	215
User Interface	214
Data	
Polynomial	214
CTMU	
Measuring Capacitance	
Measuring Time	
Pulse Generation and Delay	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

Data Memory	
Address Space	33
Memory Map	
Near Data Space	34
SFR Space	
Software Stack	
Space Organization and Alignment	34
DC Characteristics	
Comparator Specifications	276
Comparator Voltage Reference Specifications	276
I/O Pin Input Specifications	274
I/O Pin Output Specifications	275
Idle Current	269
Internal Voltage Regulator Specifications	276
Operating Current	267
Power-Down Base Current	271
Power-Down Peripheral Module Current (IPD)	272
Program Memory	275
Temperature and Voltage Specifications	266
Deep Sleep Watchdog Timer (DSWDT)	
Development Support	
DISVREG Pin	246

Ε

Electrical Characteristics	
Absolute Maximum Ratings	263
Thermal Operating Conditions	265
Thermal Packaging	265
V/F Graph (Extended Temperature)	264
V/F Graph (Industrial)	264
Equations	
A/D Conversion Clock Period	227
Baud Rate Reload Calculation	177
Calculating the PWM Period	159
Calculation for Maximum PWM Resolution	159
Relationship Between Device and SPI	
Clock Speed	174
UART Baud Rate with BRGH = 0	184
UART Baud Rate with BRGH = 1	184
Errata	8
Examples	
Baud Rate Error Calculation (BRGH = 0)	184

F
Flash Configuration Words 32, 239–244 Flash Program Memory 51 and Table Instructions 51 Enhanced ICSP Operation 52 JTAG Operation 52 Programming Algorithm 54 RTSP Operation 52 Single-Word Programming 57
l
I/O Ports
Analog Input Voltage Considerations122Analog Port Pins Configuration122Input Change Notification123Open-Drain Configuration122Parallel (PIO)121Peripheral Pin Select123Pull-ups and Pull-Downs123
² C
Clock Rates
Setting Baud Rate When Operating as
Bus Master 177 Slave Address Masking 177
Input Capture 32-Bit Mode
Operations
Synchronous and Trigger Modes
Input Capture with Dedicated Timers
Instruction Based Power-Saving Modes
Instruction Set
Overview
Summary
Symbols Used in Opcode Descriptions
Inter-Integrated Circuit. See I ² C
Internet Address
Interrupt Vector Table (IVT)65
Interrupts
Control and Status Registers 68

Implemented Vectors	67
Reset Sequence	65
Setup and Service Procedures	
Trap Vectors	
Vector Table	
J	
JTAG Interface	250

Μ

Microchip Internet Web Site	303
MPLAB ASM30 Assembler, Linker, Librarian	252
MPLAB Integrated Development	
Environment Software	251
MPLAB PM3 Device Programmer	254
MPLAB REAL ICE In-Circuit Emulator System	253
MPLINK Object Linker/MPLIB Object Librarian	252