

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	e200z4d
Core Size	32-Bit Dual-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	57
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.63V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc56el60l3cbfqy

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The eDMA module provides the following features:

- 16 channels supporting 8-, 16-, and 32-bit value single or block transfers
- Support variable sized queues and circular buffered queue
- Source and destination address registers independently configured to post-increment or stay constant
- Support major and minor loop offset
- Support minor and major loop done signals
- DMA task initiated either by hardware requestor or by software
- Each DMA task can optionally generate an interrupt at completion and retirement of the task
- Signal to indicate closure of last minor loop
- Transfer control descriptors mapped inside the SRAM

The eDMA controller is replicated for each processing channel.

1.5.5 On-chip flash memory with ECC

This device includes programmable, non-volatile flash memory. The non-volatile memory (NVM) can be used for instruction storage or data storage, or both. The flash memory module interfaces with the system bus through a dedicated flash memory array controller. It supports a 64-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains four 128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Buffer misses incur a 3 wait state response at 120 MHz.

The flash memory module provides the following features

- 1 MB of flash memory in unique multi-partitioned hard macro
- Sectorization: 16 KB + 2 × 48 KB + 16 KB + 2 × 64 KB + 2 × 128 KB + 2 × 256 KB
- EEPROM emulation (in software) within same module but on different partition
- 16 KB test sector and 16 KB shadow block for test, censorship device and user option bits
- Wait states:
 - 3 wait states for frequencies =< 120 MHz
 - 2 wait states for frequencies =< 80 MHz
 - 1 wait state for frequencies =< 60 MHz
- Flash memory line 128-bit wide with 8-bit ECC on 64-bit word (total 144 bits)
- Accessed via a 64-bit wide bus for write and a 128-bit wide array for read operations
- 1-bit error correction, 2-bit error detection

1.5.6 On-chip SRAM with ECC

The SPC56ELx/SPC564Lx SRAM provides a general-purpose single port memory.

ECC handling is done on a 32-bit boundary for data and it is extended to the address to have the highest possible diagnostic coverage including the array internal address decoder.



1.5.33 Analog-to-Digital Converter module (ADC)

The ADC module features include:

Analog part:

- 2 on-chip ADCs
 - 12-bit resolution SAR architecture
 - Same digital interface as in the SPC560P family
 - A/D Channels: 9 external, 3 internal and 4 shared with other A/D (total 16 channels)
 - One channel dedicated to each T-sensor to enable temperature reading during application
 - Separated reference for each ADC
 - Shared analog supply voltage for both ADCs
 - One sample and hold unit per ADC
 - Adjustable sampling and conversion time

Digital part:

- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range) before results are stored in the appropriate ADC result location
- 2 modes of operation: CPU Mode or CTU Mode
- CPU mode features
 - Register based interface with the CPU: one result register per channel
 - ADC state machine managing three request flows: regular command, hardware injected command, software injected command
 - Selectable priority between software and hardware injected commands
 - 4 analog watchdogs comparing ADC results against predefined levels (low, high, range)
 - DMA compatible interface
- CTU mode features
 - Triggered mode only
 - 4 independent result queues (1×16 entries, 2×8 entries, 1×4 entries)
 - Result alignment circuitry (left justified; right justified)
 - 32-bit read mode allows to have channel ID on one of the 16-bit parts
 - DMA compatible interfaces
- Built-in self-test features triggered by software

1.5.34 Cross Triggering Unit (CTU)

The ADC cross triggering unit allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.



exceptions, etc.), allowing the development tool to interpolate what transpires between the discontinuities. Thus, static code may be traced.

- Watchpoint messaging (WPM) via the auxiliary port
- Watchpoint trigger enable of program and/or data trace messaging
- Data tracing of instruction fetches via private opcodes

1.5.39 IEEE 1149.1 JTAG Controller (JTAGC)

The JTAGC block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with 5 pins:
 - TDI
 - TMS
 - TCK
 - TDO
 - JCOMP
- Selectable modes of operation include JTAGC/debug or normal system operation
- 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS
 - IDCODE
 - EXTEST
 - SAMPLE
 - SAMPLE/PRELOAD
- 3 test data registers: a bypass register, a boundary scan register, and a device identification register. The size of the boundary scan register is parameterized to support a variety of boundary scan chain lengths.
- TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry



Pin #	Port/function	Peripheral	Output function	Input function
95	V _{DD_HV_REG_1}			
96	V _{SS_HV_FLA}		_	
97	V _{DD_HV_FLA}			
09	CIGI	SIUL	GPIO[102]	GPIO[102]
98	G[0]	FlexPWM_0	A[3]	A[3]
		SIUL	GPIO[60]	GPIO[60]
99	D[12]	FlexPWM_0	X[1]	X[1]
		LINFlexD_1	—	RXD
		SIUL	GPIO[100]	GPIO[100]
100	G[4]	FlexPWM_0	B[2]	B[2]
		eTimer_0	—	ETC[5]
		SIUL	GPIO[45]	GPIO[45]
101	0[12]	eTimer_1	ETC[1]	ETC[1]
101	C[13]	CTU_0	—	EXT_IN
		FlexPWM_0	—	EXT_SYNC
		SIUL	GPIO[98]	GPIO[98]
102	G[2]	FlexPWM_0	X[2]	X[2]
		DSPI_1	CS1	—
		SIUL	GPIO[46]	GPIO[46]
103	C[14]	eTimer_1	ETC[2]	ETC[2]
		CTU_0	EXT_TGR	—
		SIUL	GPIO[99]	GPIO[99]
104	G[3]	FlexPWM_0	A[2]	A[2]
		eTimer_0	—	ETC[4]
		SIUL	GPIO[62]	GPIO[62]
105	D[14]	FlexPWM_0	B[1]	B[1]
		eTimer_0	—	ETC[3]
		SIUL	GPIO[92]	GPIO[92]
106	F[12]	eTimer_1	ETC[3]	ETC[3]
		SIUL	_	EIRQ[30]
107	V _{PP_TEST} ⁽¹⁾		_	

 Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[48]	GPIO[48]
		FlexRay	CA_TX	_
125	D[0]	eTimer_1	ETC[1]	ETC[1]
		FlexPWM_0	B[1]	B[1]
126	V _{DD HV IO}		—	
127	V _{SS_HV_IO}		_	
		SIUL	GPIO[51]	GPIO[51]
100		FlexRay	CB_TX	—
128	D[3]	eTimer_1	ETC[4]	ETC[4]
		FlexPWM_0	A[3]	A[3]
		SIUL	GPIO[52]	GPIO[52]
100	DIAL	FlexRay	CB_TR_EN	—
129	D[4]	eTimer_1	ETC[5]	ETC[5]
		FlexPWM_0	B[3]	B[3]
130	V _{DD_HV_REG_2}		_	
131	V _{DD_LV_COR}		_	
132	V _{SS_LV_COR}		—	
		SIUL	GPIO[80]	GPIO[80]
122	FIOI	FlexPWM_0	A[1]	A[1]
155	F[0]	eTimer_0	—	ETC[2]
		SIUL	—	EIRQ[28]
		SIUL	GPIO[9]	GPIO[9]
124	010	DSPI_2	CS1	—
134	A[9]	FlexPWM_0	B[3]	B[3]
		FlexPWM_0	—	FAULT[0]
135	V _{DD_LV_COR}		—	
		SIUL	GPIO[13]	GPIO[13]
		FlexPWM_0	B[2]	B[2]
136	A[13]	DSPI_2	—	SIN
		FlexPWM_0		FAULT[0]
		SIUL		EIRQ[12]
137	V _{SS_LV_COR}		_	

 Table 4. LQFP144 pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
4.5	1.101	SIUL	GPIO[112]	GPIO[112]
A5	н[0]	NPC	MDO[7]	
	014.41	SIUL	GPIO[110]	GPIO[110]
Ab	G[14]	NPC	MDO[9]	_
		SIUL	GPIO[51]	GPIO[51]
A 7	10121	FlexRay	CB_TX	
A	D[3]	eTimer_1	ETC[4]	ETC[4]
		FlexPWM_0	A[3]	A[3]
		SIUL	GPIO[47]	GPIO[47]
		FlexRay	CA_TR_EN	_
4.0	01451	eTimer_1	ETC[0]	ETC[0]
Að	C[15]	FlexPWM_0	A[1]	A[1]
		CTU_0	—	EXT_IN
		FlexPWM_0	—	EXT_SYNC
A9	V _{DD_HV_IO_RING}		_	
		SIUL	GPIO[12]	GPIO[12]
		DSPI_2	SOUT	_
A10	A[12]	FlexPWM_0	A[2]	A[2]
		FlexPWM_0	B[2]	B[2]
		SIUL	_	EIRQ[11]
		SIUL	GPIO[122]	GPIO[122]
A11	H[10]	FlexPWM_1	X[2]	X[2]
		eTimer_2	ETC[2]	ETC[2]
		SIUL	GPIO[126]	GPIO[126]
A12	H[14]	FlexPWM_1	A[3]	A[3]
		eTimer_2	ETC[4]	ETC[4]
		SIUL	GPIO[10]	GPIO[10]
		DSPI_2	CS0	CS0
A13	A[10]	FlexPWM_0	B[0]	B[0]
		FlexPWM_0	X[2]	X[2]
		SIUL	_	EIRQ[9]
		SIUL	GPIO[18]	GPIO[18]
Δ14	RI21	LINFlexD_0	TXD	
A14		SSCM	DEBUG[2]	_
		SIUL	—	EIRQ[17]

Table 5. LFBGA257 pin function summary (continued)



Supply				Pin #			
Symbol	Description	100 pkg	144 pkg	257 pkg			
V _{DD_HV_REG_1}	VDD_HV_REG_1	67	95	H15			
V _{SS_HV_FLA}	VSS_HV_FLA	68	96	J16			
V _{DD_HV_FLA}	VDD_HV_FLA	69	97	H16			
V _{DD_HV_IO}	VDD_HV_IO	87	126	VDD_HV ⁽³⁾			
V _{SS_HV_IO}	VSS_HV_IO	88	127	VSS_HV ⁽⁴⁾			
V _{DD_HV_REG_2}	VDD_HV_REG_2	91	130	C7			
	Power supply pins (1.2 V)						
V _{SS_LV_COR}	VSS_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR}$ pin.	11	17	VSS_HV ⁽²⁾			
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV_COR} pin.	12	18	VDD_LV ⁽¹⁾			
V _{SS} 1V2	VSS_LV_PLL0_PLL1 / 1.2 V Decoupling pins for on-chip FMPLL modules. Decoupling capacitor must be connected between this pin and V _{DD_LV_PLL} .	24	35	N4			
V _{DD} 1V2	VDD_LV_PLL0_PLL1 Decoupling pins for on-chip FMPLL modules. Decoupling capacitor must be connected between this pin and V _{SS_LV_PLL} .	25	36	P4			
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV_COR} pin.	28	39	VDD_LV ⁽¹⁾			
V _{SS_LV_COR}	$\label{eq:VSS_LV_COR} VSS_LV_COR \\ Decoupling pins for core logic. Decoupling capacitor must be \\ connected between these pins and the nearest V_{DD_LV_COR} pin. \\ \end{array}$	29	40	VSS_LV ⁽²⁾			
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic and Regulator feedback. Decoupling capacitor must be connected between this pins and V _{SS_LV_REGCOR} .	_	70	VDD_LV ⁽¹⁾			
V _{SS_LV_COR}	VSS_LV_REGCOR0 Decoupling pins for core logic and Regulator feedback. Decoupling capacitor must be connected between this pins and V _{DD_LV_REGCOR} .	_	71	VSS_LV ⁽²⁾			
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV_COR} pin.	65	93	VDD_LV ⁽¹⁾			
V _{SS_LV_COR}	$\begin{array}{l} VSS_LV_COR \\ \textit{/ 1.2 V Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest V_{DD_LV_COR pin.} \end{array}$	66	94	VSS_LV ⁽²⁾			
V _{DD} 1V2	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR}$ pin.	92	131	VDD_LV ⁽¹⁾			

Table 6	. Supply	pins	(continued)
---------	----------	------	-------------



	Port	PCP	Poriphoral	Alternate	Output	Input	Input mux	Weak pull	Pa spe	Pad speed ⁽¹⁾		Pin #	Pin #	
	name	FUR	Peripheral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg	
			SIUL	GPIO[6]	ALT0	GPIO[6]	—							
	A[6]	PCR[6]	DSPI_1	SCK	ALT1	SCK	—] _	М	S	2	2	G4	
			SIUL	_	—	EIRQ[6]	—							
			SIUL	GPIO[7]	ALT0	GPIO[7]	—							
	A[7]	PCR[7]	DSPI_1	SOUT	ALT1	—	—] _	М	S	4	10	F3	
			SIUL	_	—	EIRQ[7]	—							
_			SIUL	GPIO[8]	ALT0	GPIO[8]	—				6	12		
<u>Juci</u>	A[8]	PCR[8]	DSPI_1	_	—	SIN	—] —	М	S			F4	
0152			SIUL	—	—	EIRQ[8]	—							
157 F		(9) PCR[9]	SIUL	GPIO[9]	ALT0	GPIO[9]	—							
2ev			DSPI_2	CS1	ALT1	—	—							
12	A[9]		A[9] PCR[9]	FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=1	— M	M S	94	134	B6	
			FlexPWM_0	_	_	FAULT[0]	PSMI[16]; PADSEL=0							
			SIUL	GPIO[10]	ALT0	GPIO[10]	—						1	
			DSPI_2	CS0	ALT1	CS0	PSMI[3]; PADSEL=1							
A	A[10]	PCR[10]	FlexPWM_0	B[0]	ALT2	B[0]	PSMI[24]; PADSEL=0	-	М	S	81	118	A13	
			FlexPWM_0	X[2]	ALT3	X[2]	PSMI[29]; PADSEL=0							
			SIUL	_	—	EIRQ[9]	_]						

Package pinouts and signal descriptions

DocID15457 Rev 12

77/165

1	1		I	Table 8. Pi	n muxing (cor	ntinued)		r		1													
Port	BCB	Perinheral	Alternate	Output	Input	Input mux	Weak pull	Pa spe	ad ed ⁽¹⁾		Pin #												
name	POR	renpheral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	25 pk											
		SIUL	GPIO[22]	ALT0	GPIO[22]	—																	
DIG1	DODIOOI	MC_CGM	clk_out	ALT1	—	—	1	F	0	06	100												
Б[0]	FUR[22]	DSPI_2	CS2	ALT2	—	—]	Г	3	90	130												
		SIUL	—		EIRQ[18]	—																	
		SIUL	—	ALT0	GPI[23]	—																	
B[7]	PCR[23]	LINFlexD_0	—	_	RXD	PSMI[31]; PADSEL=1	_	_			_	_	_	—	_			—	_		30	43	R
		ADC_0	_	_	AN[0] ⁽³⁾	—																	
		SIUL	—	ALT0	GPI[24]	—																	
B[8]	PCR[24]	eTimer_0	_	_	ETC[5]	PSMI[8]; PADSEL=2	_	_	—		_	31	47	F									
		ADC_0	_	_	AN[1] ⁽³⁾	_																	
		SIUL	_	ALT0	GPI[25]	—																	
B[9]	PCR[25]	ADC_0 ADC_1	_	_	AN[11] ⁽³⁾	_] —	_	_	35	52	U											
		SIUL	_	ALT0	GPI[26]	—																	
B[10]	PCR[26]	ADC_0 ADC_1	_	_	AN[12] ⁽³⁾	_] —	_	_	36	53	R											
		SIUL	_	ALT0	GPI[27]	_						1											
B[11]	PCR[27]	ADC_0 ADC_1	_	_	AN[13] ⁽³⁾	_	1 –	_	_	37	54	Т											
		SIUL	_	ALT0	GPI[28]	—						\square											
B[12]	PCR[28]	ADC_0 ADC_1	_	_	AN[14] ⁽³⁾	_	1 –	_	_	38	55	L											
1	1		1	1	1	1	1		1		1												

SPC56ELx, SPC564Lx

Package pinouts and signal descriptions

81/165

3 Electrical characteristics

3.1 Introduction

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for this device.

This device is designed to operate at 120 MHz. The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

The "Symbol" column of the electrical parameter and timings tables contains an additional column containing "SR", "CC", "P", "C", "T", or "D".

- "SR" identifies system requirements—conditions that must be provided to ensure normal device operation. An example is the input voltage of a voltage regulator.
- "CC" identifies controller characteristics—indicating the characteristics and timing of the signals that the chip provides.
- "P", "C", "T", or "D" apply only to controller characteristics—specifications that define normal device operation. They specify how each characteristic is guaranteed.
 - P: parameter is guaranteed by production testing of each individual device.
 - C: parameter is guaranteed by design characterization. Measurements are taken from a statistically relevant sample size across process variations.
 - T: parameter is guaranteed by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values are shown in the typical ("typ") column are within this category.
 - D: parameters are derived mainly from simulations.

3.2 Absolute maximum ratings

Symbol		Parameter	Conditions	Min	Мах	Unit
V _{DD_HV_REG}	SR	3.3 V voltage regulator supply voltage	—	-0.3	4.5 ^{(2), (3)}	V
V _{DD_HV_IOx}	SR	3.3 V input/output supply voltage	—	-0.3	4.5 ^{(2), (3)}	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	—	-0.1	0.1	V
V _{DD_HV_FLA}	SR	3.3 V flash supply voltage	—	-0.3	4.5 ^{(2), (3)}	V
V _{SS_HV_FLA}	SR	Flash memory ground	—	-0.1	0.1	V
V _{DD_HV_OSC}	SR	3.3 V crystal oscillator amplifier supply voltage	—	-0.3	4.5 ^{(2), (3)}	V
V _{SS_HV_OSC}	SR	3.3 V crystal oscillator amplifier reference voltage	_	-0.1	0.1	V
V _{DD_HV_ADR0} (2)(3) V _{DD_HV_ADR1}	SR	3.3 V / 5.0 V ADC_0 high reference voltage 3.3 V / 5.0 V ADC_1 high reference voltage	_	-0.3	6.4 ⁽²⁾	V

Table 9. Absolute maximum rat	ings ⁽¹⁾	
-------------------------------	---------------------	--



Symbol		Parameter	Conditions	Value	Unit
P	П	Thermal resistance junction-to-ambient natural	Single layer board – 1s	46	°CAM
R _{0JA} D		convection ⁽²⁾	Four layer board – 2s2p	26	0/11
D		Thermal resistance, junction-to-ambient forced	Single layer board – 1s	37	°C/M
ΓθJMA		convection at 200 ft/min	Four layer board – 2s2p	22	0/11
$R_{\theta JB}$	D	Thermal resistance junction-to-board ⁽³⁾	—	13	°C/W
R_{\thetaJC}	D	Thermal resistance junction-to-case ⁽⁴⁾	—	8	°C/W
Ψ_{JT}	D	Junction-to-package-top natural convection ⁽⁵⁾	_	2	°C/W

Table 14. Thermal characteristics for LFBGA257 package⁽¹⁾

 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

3. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

4. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

 Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

3.5.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from *Equation 1*:

Equation 1: $T_J = T_A + (R_{\theta JA} \times P_D)$

where:

T_A= ambient temperature for the package (^oC)

 $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in *Equation 2* as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:



EME testing was performed and documented according to these standards: [IEC 61967-2 & -4]

EMS testing was performed and documented according to these standards: [IEC 62132-2 & -4]

Refer SPC56EL60 for detailed information pertaining to the EMC, EME, and EMS testing and results.

3.7 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note *Electrostatic Discharge Sensitivity Measurement* (AN1181).



SPC56XL60/54 makes a transition from HPREG1 to HPREG2. This transition is dynamic. Once HPREG2 is fully operational, the controller part of HPREG1 is switched off.

The following bipolar transistors are supported:

- BCP68 from ON Semiconductor
- BCX68 from Infineon

Symbol	Parameter	Value	Unit
h _{FE} (β)	DC current gain (Beta)	85 - 375	_
P _D	Maximum power dissipation @ T_A =25°C ⁽¹⁾	1.5	W
I _{CMaxDC}	Maximum peak collector current	1.0	А
VCE _{SAT}	Collector-to-emitter saturation voltage (Max)	600 ⁽²⁾	mV
V _{BE}	Base-to-emitter voltage (Max)	1.0	V

Table 19. Characteristics

1. Derating factor 12mW/degC.

2. Adjust resistor at bipolar transistor collector for 3.3V to avoid VCE<VCE_{SAT}.

The recommended external ballast transistor is the bipolar transistor BCP68 with the gain range of 85 up to 375 (for IC=500mA, VCE=1V) provided by several suppliers. This includes the gain variations BCP68-10, BCP68-16 and BCP68-25. The most important parameters for the interoperability with the integrated voltage regulator are the DC current gain (hFE) and the temperature coefficient of the gain (XTB). While the specified gain range of most BCP68 vendors is the same, there are slight variations in the temperature coefficient parameter. SPC56XL60/54 Voltage regulator operation was simulated against the typical variation on temperature coefficient and against the specified gain range to have a robust design.

Sym	bol	Parameter	Conditions	Min	Тур	Max	Unit
C _{ext}		External decoupling/ stability capacitor	Min, max values shall be granted with respect to tolerance, voltage, temperature, and aging variations.	12	_	40	μF
	SR	Combined ESR of external capacitor	_	1	_	100	mΩ
	SR	Number of pins for external decoupling/ stability capacitor	_	5	_	_	
C _{V1V2}	SR	Total capacitance on 1.2 V pins	Ceramic capacitors, taking into account tolerance, aging, voltage and temperature variation	300	_	900	nF
t _{SU}		Start-up time after main supply stabilization	C_{load} = 10 µF × 4			2.5	ms

Table 20.	Voltage	regulator	electrical	specifications
-----------	---------	-----------	------------	----------------



3.13 Main oscillator electrical characteristics

The device provides an oscillator/resonator driver. *Figure* 7 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.



Figure 7. Crystal oscillator and resonator connection scheme

Note: XTAL/EXTAL must not be directly used to drive external circuits.





Figure 8. Main oscillator electrical characteristic

Table 24. Main oscillator electrical characteristics								
Symbol		Deremeter	Conditions ⁽¹⁾		11			
		Parameter	Conditions	Min	Тур	Мах	Unit	
f _{xoschs}	S R	Oscillator frequency	_	4.0	—	40.0	MHz	
g _{mXOSCHS}	Ρ	Oscillator transconductance	V _{DD} = 3.3 V ±10%	4.5	_	13.25	mA/V	
V _{XOSCHS}	D	Oscillation amplitude	f _{OSC} = 4, 8, 10, 12, 16 MHz	1.3	_	—	v	
			f _{OSC} = 40 MHz	1.1	_	—		
V _{XOSCHSOP}	D	Oscillation operating point	—	_	0.82	_	V	
т	т	Oppillator start up time	f _{OSC} = 4, 8, 10, 12 MHz ⁽²⁾	_	_	6		
IXOSCHSSU	1		f _{OSC} = 16, 40 MHz ⁽²⁾	—	_	2	ms	
V _{IH}	S R	Input high level CMOS Schmitt Trigger	Oscillator bypass mode	0.65 × V _{DD}	_	V _{DD} + 0.4	V	
V _{IL}	S R	Input low level CMOS Schmitt Trigger	Oscillator bypass mode	-0.4	_	0.35 × V _{DD}	V	

1. V_{DD} = 3.3 V ±10%, T_J = -40 to +150 °C, unless otherwise specified.

 The recommended configuration for maximizing the oscillator margin are: XOSC_MARGIN = 0 for 4 MHz quartz XOSC_MARGIN = 1 for 8/16/40 MHz quartz





Figure 9. ADC characteristics and error definitions

3.16.1 Input Impedance and ADC Accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; further, it sources charge during the sampling phase, when the analog signal source is a highimpedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S and C_{p2} being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_{p2} + CS equal to 7.5 pF, a resistance of 133 k Ω is obtained (R_{EQ} = 1 / (fS*(C_{p2} + C_S)), where fS represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S) and the sum of R_S + R_F , the external circuit must be designed to respect the *Equation 4*:



No.	Pad		Tswitchon ⁽¹⁾ (ns)			Rise/Fall ⁽²⁾ (ns)		Fr	Frequency (MHz)		Current slew ⁽³⁾ (mA/ns)		Load drive		
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	(pF)
3	Fast	+ T	1	_	6	_	—	4	—	—	72	3	—	40	25
			1		6		—	7	—	—	55	7	—	40	50
		rasi		1		6		—	12	—	—	40	7	—	40
			1		6		—	18	—	—	25	7	—	40	200
4	Symmetric	Т	1	_	8	—	_	5		_	50	3	—	25	25

Table 32. Pad AC specifications (3.3 V, IPP_HVE = 0)⁽¹⁾ (continued)

1. Propagation delay from V_{DD_HV_IOx}/2 of internal signal to Pchannel/Nchannel switch-on condition (i.e. t_PHL and t_PLH in *Figure 13: Pad output delay*).

2. Slope at rising/falling edge (i.e. t_F and t_R in *Figure 13: Pad output delay*).

3. Data based on characterization results, not tested in production.



Figure 13. Pad output delay

3.20 Reset sequence

This section shows the duration for different reset sequences. It describes the different reset sequences and it specifies the start conditions and the end indication for the reset sequences.

3.20.1 Reset sequence duration

Table 33 specifies the minimum and the maximum reset sequence duration for the five different reset sequences described in *Section 3.20.2*.





Figure 15. Destructive Reset Sequence, BIST disabled

Figure 16. External Reset Sequence Long, BIST enabled



Figure 17. Functional Reset Sequence Long







Figure 19. Reset sequence start for Destructive Resets

Table 35. Voltage Thresholds

Variable name	Value
V _{min}	Refer to Table 20
V _{max}	Refer to Table 20
Supply Rail	VDD_HV_PMU

External reset via RESET 3.20.4.2

Figure 20 shows the voltage thresholds that determine the start of the reset sequences initiated by the assertion of RESET as specified in Table 34.



Figure 20. Reset sequence start via RESET assertion



Table 45. Docume	nt revision history
------------------	---------------------

Date	Revision	Changes
14-Jun-2010	4 (continued)	In the "Main oscillator electrical characteristics" table, changed the maximum specification for g _{mXOSCHS} (was 11 mA/V, is 11.8 mA/V). Revised the "ADC electrical characteristics" section.In the "ADC conversion characteristics" table: - Changed the t _{ADC_S} specification (was TBD, is minimum of 383 ns). - Added the footnote "No missing codes" to the DNL specification. - Added specifications for SNR, THD, SINAD, and ENOB. Revised the "Ordering information" section.
23-Nov-2010	5	Editorial changes and improvements. Revised the Overview section. Replaced references to PowerPC with references to Power Architecture. In the feature summary, changed "As much as 128 KB on-chip SRAM" to "128 KB on-chip SRAM". In the "Feature details" section: – In the "On-chip SRAM with ECC" section, added information about required RAM wait states. – In the PIT section, deleted "32-bit counter for real time interrupt, clocked from main external oscillator" (not supported on this device). – In the flash-memory section, changed "16 KB Test" to "16 KB test sector", revised the wait state information, and deleted the associated Review_Q&A content. – In the SRAM section, revised the wait state information. In the 100-pin pinout diagram: – Renamed pin 41 (was VDD_HV_ADV0_ADV1, is VDD_HV_ADV). – Renamed pin 42 (was VSS_HV_ADV0_ADV1, is VDS_HV_ADV). In the 144-pin pinout diagram: – Renamed pin 58 (was VDD_HV_ADV0_ADV1, is VDS_HV_ADV). – Renamed pin 59 (was VSS_HV_ADV0_ADV1, is VSS_HV_ADV). Added the "LQFP144 pin function summary" table. In the "LQFP144 pin function summary" table. In the "LQFP144 pin function summary" table, for pin 39, changed V _{SS_LV_COR} to V _{DD_LV_COR} . In the "Supply pins" table: – Changed the description for V _{DD_LV_COR} (was "Voltage regulator supply voltage", is "Core logic supply"). – Changed the description for V _{DD_HV_PMU} (was "Core regulator supply", is "Voltage regulator supply"). In the "Pin muxing" table: – In the "Pad speed" column headings, changed "SRC = 0" to "SRC = 1" and "SRC = 1" to "SRC = 0" – For port B[6], changed the pad speed for SRC=0 (was M, is F). In the "Thermal characteristics" section, added meaningful values to the thermal-characteristics tables. Added the "SWG electrical specifications" section. In the "Voltage regulator electrical characteristics" section, changed the table title (was "HPREG1, HPREG2, Main LVDs, Digital HVD, and Digital LVD electrical specifications", is "Voltage regulator electrical characteristics") and rev

