





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	e200z4d
Core Size	32-Bit Dual-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	57
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.63V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc56el60l3cbfsy

6	Revi	sion his	story	154
5	Orde	ering inf	ormation	153
	4.2	Packag	ge mechanical data	148
	4.1		ACK®	
4	Pack	age cha	aracteristics	148
		3.21.6	DSPI timing	142
		3.21.5	External interrupt timing (IRQ pin)	
		3.21.4	Nexus timing	
		3.21.3	IEEE 1149.1 JTAG interface timing	
		3.21.2	WKUP/NMI timing	
		3.21.1	RESET pin characteristics	
	3.21	AC timi	ing characteristics	134
		3.20.5	External watchdog window	134
		3.20.4	Reset sequence — start condition	132
		3.20.3	Reset sequence trigger mapping	131
		3.20.2	Reset sequence description	129
		3.20.1	Reset sequence duration	128
	3.20	Reset	sequence	128
		3.19.1	Pad AC specifications	
	3.19	AC spe	ecifications	127
	3.18	SWG e	electrical characteristics	127
	3.17	Flash n	memory electrical characteristics	125
		3.16.1	Input Impedance and ADC Accuracy	120
	3.16	ADC el	lectrical characteristics	
	3.15	16 MH	z RC oscillator electrical characteristics	
	3.14	FMPLL	electrical characteristics	
	3.13	Main o	scillator electrical characteristics	



1 Introduction

1.1 Document overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the devices.

This document provides electrical specifications, pin assignments, and package diagrams for the SPC56ELx/SPC564Lx series of microcontroller units (MCUs). For functional characteristics, see the SPC56ELx/SPC564Lx Microcontroller Reference Manual. For use of the SPC56ELx/SPC564Lx in a fail-safe system according to safety standard ISO26262, see the Safety Application Guide for SPCEL60.

1.2 Description

The SPC56ELx/SPC564Lx series microcontrollers are system-on-chip devices that are built on Power Architecture technology and contain enhancements that improve the architecture's fit in embedded applications, include additional instruction support for digital signal processing (DSP) and integrate technologies such as an enhanced time processor unit, enhanced queued analog-to-digital converter, Controller Area Network, and an enhanced modular input-output system.

The SPC56ELx/SPC564Lx family of 32-bit microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address electrical hydraulic power steering (EHPS), electric power steering (EPS) and airbag applications. The advanced and cost-efficient host processor core of the SPC56ELx/SPC564Lx automotive controller family complies with the Power Architecture embedded category. It operates at speeds as high as 120 MHz and offers high-performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users' implementations.




Figure 1. SPC56ELx/SPC564Lx block diagram



Extensive system development and tracing support via Nexus debug port

1.5.2 Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between four master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.

The crossbar allows four concurrent transactions to occur from any master port to any slave port, although one of those transfers must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master port, arbitration logic selects the higher priority master and grants it ownership of the slave port. All other masters requesting that slave port are stalled until the higher priority master completes its transactions.

The crossbar provides the following features:

- 4 masters and 3 slaves supported per each replicated crossbar
 - Masters allocation for each crossbar: e200z4d core with two independent bus interface units (BIU) for I and D access (2 masters), one eDMA, one FlexRay
 - Slaves allocation for each crossbar: a redundant flash-memory controller with 2 slave ports to guarantee maximum flexibility to handle Instruction and Data array, one redundant SRAM controller with 1 slave port each and 1 redundant peripheral bus bridge
- 32-bit address bus and 64-bit data bus
- Programmable arbitration priority
 - Requesting masters can be treated with equal priority and are granted access to a slave port in round-robin method, based upon the ID of the last master to be granted access or a priority order can be assigned by software at application run time
- Temporary dynamic priority elevation of masters

The XBAR is replicated for each processing channel.

1.5.3 Memory Protection Unit (MPU)

The Memory Protection Unit splits the physical memory into 16 different regions. Each master (eDMA, FlexRay, CPU) can be assigned different access rights to each region.

- 16-region MPU with concurrent checks against each master access
- 32-byte granularity for protected address region

The memory protection unit is replicated for each processing channel.

1.5.4 Enhanced Direct Memory Access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is used to minimize the overall block size.

The CTU implements the following features:

- Cross triggering between ADC, FlexPWM, eTimer, and external pins
- Double buffered trigger generation unit with as many as 8 independent triggers generated from external triggers
- Maximum operating frequency less than or equal to 120 MHz
- Trigger generation unit configurable in sequential mode or in triggered mode
- Trigger delay unit to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with as many as 24 ADC commands
- Each trigger capable of generating consecutive commands
- ADC conversion command allows control of ADC channel from each ADC, single or synchronous sampling, independent result queue selection
- DMA support with safety features

1.5.35 Cyclic Redundancy Checker (CRC) Unit

The CRC module is a configurable multiple data flow unit to compute CRC signatures on data written to its input register.

The CRC unit has the following features:

- 3 sets of registers to allow 3 concurrent contexts with possibly different CRC computations, each with a selectable polynomial and seed
- Computes 16- or 32-bit wide CRC on the fly (single-cycle computation) and stores result in internal register.

The following standard CRC polynomials are implemented:

- $x^8 + x^4 + x^3 + x^2 + 1$ [8-bit CRC]
- $x^{16} + x^{12} + x^5 + 1$ [16-bit CRC-CCITT]
- $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$ [32-bit CRC-ethernet(32)]
- Key engine to be coupled with communication periphery where CRC application is added to allow implementation of safe communication protocol
- Offloads core from cycle-consuming CRC and helps checking configuration signature for safe start-up or periodic procedures
- CRC unit connected as peripheral bus on internal peripheral bus
- DMA support

1.5.36 Redundancy Control and Checker Unit (RCCU)

The RCCU checks all outputs of the sphere of replication (addresses, data, control signals). It has the following features:

- Duplicated module to guarantee highest possible diagnostic coverage (check of checker)
- Multiple times replicated IPs are used as checkers on the SoR outputs

5/

2 Package pinouts and signal descriptions

2.1 Package pinouts

Figure 2 shows the LQFP100 pinout.

Figure 2. LQFP100 pinout




Figure 3 shows the SPC56ELx/SPC564Lx in the LQFP144 package.

Table 4. LQFP144 pin function summary (continued)

Pin#	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[39]	GPIO[39]
45	0171	FlexPWM_0	A[1]	A[1]
15	C[7]	SSCM	DEBUG[7]	
		DSPI_0	_	SIN
16	V _{DD_HV_REG_0}		_	
17	V _{SS_LV_COR}		_	
18	V _{DD_LV_COR}		_	
40		SIUL	GPIO[87]	GPIO[87]
19	F[7]	NPC	МСКО	_
		SIUL	GPIO[88]	GPIO[88]
20	F[8] -	NPC	MSEO[1]	_
21	V _{DD_HV_IO}		_	
22	V _{SS_HV_IO}		_	
		SIUL	GPIO[89]	GPIO[89]
23	F[9] -	NPC	MSEO[0]	_
		SIUL	GPIO[90]	GPIO[90]
24	F[10]	NPC	EVTO	<u> </u>
_		SIUL	GPIO[91]	GPIO[91]
25	F[11]	NPC	_	EVTI
		SIUL	GPIO[57]	GPIO[57]
26	D[9]	FlexPWM_0	X[0]	X[0]
		LINFlexD_1	TXD	
27	V _{DD_HV_OSC}		<u> </u>	
28	V _{SS_HV_OSC}		<u> </u>	
29	XTAL		_	
30	EXTAL		_	
31	RESET		_	
		SIUL	GPIO[56]	GPIO[56]
		DSPI_1	CS2	_
32	D[8]	eTimer_1	ETC[4]	ETC[4]
		DSPI_0	CS5	_
		FlexPWM_0	_	FAULT[3]
		SIUL	GPIO[53]	GPIO[53]
33	D[5]	DSPI_0	CS3	-
		FlexPWM_0	_	FAULT[2]

Table 4. LQFP144 pin function summary (continued)

Pin#	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[4]	GPIO[4]
		eTimer_1	ETC[0]	ETC[0]
400		DSPI_2	CS1	_
108	A[4]	eTimer_0	ETC[4]	ETC[4]
		MC_RGM	_	FAB
		SIUL	_	EIRQ[4]
		SIUL	GPIO[16]	GPIO[16]
		FlexCAN_0	TXD	_
109	B[0]	eTimer_1	ETC[2]	ETC[2]
		SSCM	DEBUG[0]	_
		SIUL	_	EIRQ[15]
		SIUL	GPIO[17]	GPIO[17]
		eTimer_1	ETC[3]	ETC[3]
440	Did	SSCM	DEBUG[1]	_
110	B[1]	FlexCAN_0	_	RXD
		FlexCAN_1	_	RXD
		SIUL	_	EIRQ[16]
		SIUL	GPIO[42]	GPIO[42]
444	C(40)	DSPI_2	CS2	_
111	C[10]	FlexPWM_0	A[3]	A[3]
		FlexPWM_0	_	FAULT[1]
		SIUL	GPIO[93]	GPIO[93]
112	F[13]	eTimer_1	ETC[4]	ETC[4]
		SIUL	_	EIRQ[31]
112	F[45]	SIUL	GPIO[95]	GPIO[95]
113	F[15]	LINFlexD_1	_	RXD
		SIUL	GPIO[18]	GPIO[18]
114	Diai	LINFlexD_0	TXD	_
114	B[2]	SSCM	DEBUG[2]	_
		SIUL	_	EIRQ[17]
115	E[44]	SIUL	GPIO[94]	GPIO[94]
115	F[14]	LINFlexD_1	TXD	_
		SIUL	GPIO[19]	GPIO[19]
116	B[3]	SSCM	DEBUG[3]	_
		LINFlexD_0	_	RXD

Table 5. LFBGA257 pin function summary (continued)

Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[60]	GPIO[60]
G14	D[12]	FlexPWM_0	X[1]	X[1]
		LINFlexD_1	_	RXD
		SIUL	GPIO[125]	GPIO[125]
G15	H[13]	FlexPWM_1	X[3]	X[3]
		eTimer_2	ETC[3]	ETC[3]
		SIUL	GPIO[121]	GPIO[121]
G16	H[9]	FlexPWM_1	B[1]	B[1]
G17		DSPI_0	CS7	_
C47	Cici	SIUL	GPIO[102]	GPIO[102]
G17	G[6]	FlexPWM_0	A[3]	A[3]
114	01401	SIUL	GPIO[109]	GPIO[109]
H1	G[13]	NPC	MDO[10]	_
H2	V _{SS_HV_IO_RING}		_	
	C[4]	SIUL	GPIO[36]	GPIO[36]
		DSPI_0	CS0	CS0
Н3		FlexPWM_0	X[1]	X[1]
		SSCM	DEBUG[4]	_
		SIUL	_	EIRQ[22]
		SIUL	GPIO[5]	GPIO[5]
		DSPI_1	CS0	CS0
H4	A[5]	eTimer_1	ETC[5]	ETC[5]
		DSPI_0	CS7	_
		SIUL	_	EIRQ[5]
H6	V _{DD_LV}		_	
H7	V _{SS_LV}		_	
H8	V _{SS_LV}		_	
H9	V _{SS_LV}		_	
H10	V _{SS_LV}		_	
H11	V _{SS_LV}			
H12	V_{DD_LV}		_	
H14	V _{SS_LV}			
H15	V _{DD_HV_REG_1}			
H16	V _{DD_HV_FLA}		_	



Table 5. LFBGA257 pin function summary (continued)

Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[116]	GPIO[116]
L16	H[4]	FlexPWM_1	X[0]	X[0]
		eTimer_2	ETC[0]	ETC[0]
1.47	DIA	SIUL	GPIO[20]	GPIO[20]
L17	B[4]	JTAGC	TDO	_
M1	V _{DD_HV_OSC}		_	
M2	V _{DD_HV_IO_RING}		-	
		SIUL	GPIO[56]	GPIO[56]
		DSPI_1	CS2	_
M3	D[8]	eTimer_1	ETC[4]	ETC[4]
		DSPI_0	CS5	_
L16 L17 M1 M2		FlexPWM_0	_	FAULT[3]
M4	Not connected		_	
M6	V _{DD_LV}		_	
M7	V _{DD_LV}		_	
M8	V _{DD_LV}		_	
M9	V _{DD_LV}		_	
M10	V _{DD_LV}		_	
M11	V _{DD_LV}		_	
M12	V _{DD_LV}		_	
		SIUL	GPIO[43]	GPIO[43]
M14	C[11]	eTimer_0	ETC[4]	ETC[4]
		DSPI_2	CS2	_
1445	Diei	SIUL	GPIO[21]	GPIO[21]
W15	B[5]	JTAGC	_	TDI
M16	TMS		_	
		SIUL	GPIO[117]	GPIO[117]
M17	H[5]	FlexPWM_1	A[0]	A[0]
		DSPI_0	CS4	_
N1	XTAL		_	
N2	V _{SS_HV_IO_RING}		_	
		SIUL	GPIO[53]	GPIO[53]
N3	D[5]	DSPI_0	CS3	_
		FlexPWM_0	_	FAULT[2]
N4	V _{SS_LV_PLL0_PLL1}		_	

(15)	

Table 8. Pin muxing (continued)

Port	PCR	CD Dovinhors!	Alternate	Output	Input	Input mux	Weak pull		ad ed ⁽¹⁾		Pin #			
name	PCR	Peripheral	output function			select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg		
F[7]	PCR[87]	SIUL	GPIO[87]	ALT0	GPIO[87]	_		F	S		19	J1		
1 [7]	1 01(01)	NPC	MCKO	ALT2		_		•	0		13			
F[8]	PCR[88]	SIUL	GPIO[88]	ALT0	GPIO[88]	_		F	S		20	K2		
٦٠[٥]	FCK[00]	NPC	MSEO[1]	ALT2	_	_	_	Г	3	_	20	INZ		
E[O]	DCDIOOI	SIUL	GPIO[89]	ALT0	GPIO[89]	_		F	S		23	K1		
F[9]	PCR[89]	NPC	MSEO[0]	ALT2	_	_	_	Г	3	_	23	N I		
E[40]	DODIOOI	SIUL	GPIO[90]	ALT0	GPIO[90]	_	_			F	S		0.4	
F[10]	PCR[90]	NPC	EVTO	ALT2	_	_		-	3	_	24	L1		
E[44]	DCD[04]	SIUL	GPIO[91]	ALT0	GPIO[91]	_	M	NA	S		25	L2		
F[11]	PCR[91]	NPC	_	ALT2	EVTI	_		IVI	5	_		LZ		
		SIUL	GPIO[92]	ALT0	GPIO[92]	_								
F[12]	PCR[92]	eTimer_1	ETC[3]	ALT1	ETC[3]	PSMI[12]; PADSEL=2	r	_ M	М	S	_	106	C17	
		SIUL	_	_	EIRQ[30]	_								
		SIUL	GPIO[93]	ALT0	GPIO[93]	_								
F[13]	PCR[93]	eTimer_1	ETC[4]	ALT1	ETC[4]	PSMI[13]; PADSEL=3	_ М	М	S	_	112	B14		
		SIUL	_	_	EIRQ[31]	_								
L[4 4]	DCDIO41	SIUL	GPIO[94]	ALT0	GPIO[94]	_		N 4	S		145	C42		
F[14]	PCR[94]	LINFlexD_1	TXD	ALT1	_	_	_	M		_	115	C13		
		SIUL	GPIO[95]	ALT0	GPIO[95]	_								
F[15]	PCR[95]	LINFlexD_1	_	_	RXD	PSMI[32]; PADSEL=2	_ M		_ M		S	_	113	D13

3.5 Thermal characteristics

Table 12. Thermal characteristics for LQFP100 package⁽¹⁾

Syml	nbol Parameter		Conditions	Value	Unit
В	D	Thermal resistance, junction-to-ambient	Single layer board – 1s	46	°C/W
N⊕JA	$R_{\theta JA}$ D	natural convection ⁽²⁾	Four layer board – 2s2p	34	C/VV
D	Roma D		Single layer board – 1s	36	°C/W
$R_{\theta JMA}$			Four layer board – 2s2p	28	C/VV
$R_{\theta JB}$	D	Thermal resistance junction-to-board ⁽³⁾	_	19	°C/W
$R_{\theta JC}$	D	Thermal resistance junction-to-case ⁽⁴⁾	_	8	°C/W
Ψ_{JT}	D	Junction-to-package-top natural convection ⁽⁵⁾	_	2	°C/W

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
- Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- 4. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Table 13. Thermal characteristics for LQFP144 package⁽¹⁾

Syml	Symbol Parameter		Conditions	Value	Unit
Р	D	Thermal resistance, junction-to-ambient	Single layer board – 1s	44	°C/W
R ₀ JA D	natural convection ⁽²⁾	Four layer board – 2s2p	36	C/VV	
D D		Thermal resistance, junction-to-ambient forced	Single layer board – 1s	35	°C/W
$R_{\theta JMA}$ D	convection at 200 ft/min	Four layer board – 2s2p	30	C/VV	
$R_{\theta JB}$	D	Thermal resistance junction-to-board ⁽³⁾	_	24	°C/W
$R_{\theta JC}$	D	Thermal resistance junction-to-case ⁽⁴⁾	_	8	°C/W
Ψ_{JT}	D	Junction-to-package-top natural convection ⁽⁵⁾	_	2	°C/W

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
- Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.



Table 21. DC electrical characteristics⁽¹⁾ (continued)

Symbol		Parameter	Conditions	Min	Тур	Max	Unit
V _{OL_S}	Р	Slow, low level output voltage	I _{OL} = 1.5 mA	_	_	0.5	V
V _{OH_S}	Р	Slow, high level output voltage	I _{OH} = -1.5 mA	V _{DD_HV_IOx} - 0.8	_	_	V
V _{OL_M}	Р	Medium, low level output voltage	I _{OL} = 2 mA	_	_	0.5	V
V _{OH_M}	Р	Medium, high level output voltage	I _{OH} = -2 mA	V _{DD_HV_IOx} - 0.8	_	_	V
V _{OL_F}	Р	Fast, high level output voltage	I _{OL} = 11 mA	_	_	0.5	V
V _{OH_F}	Р	Fast, high level output voltage	I _{OH} = -11 mA	V _{DD_HV_IOx} - 0.8	_	_	٧
V _{OL_SYM}	Р	Symmetric, high level output voltage	I _{OL} = 1.5 mA	_	_	0.5	٧
V _{OH_SYM}	Р	Symmetric, high level output voltage	I _{OH} = -1.5 mA	V _{DD_HV_IOx} - 0.8	_	_	٧
I _{INJ}	Т	DC injection current per pin (all bi-directional ports)	_	-1	_	1	mA
1	Р	Equivalent pull-up current	V _{IN} = V _{IL}	-130	_	_	μΑ
I _{PU}		Equivalent pull-up current	$V_{IN} = V_{IH}$	_	_	-10	μΛ
I _{PD}	Р	Equivalent pull-down	$V_{IN} = V_{IL}$	10		_	μA
טפי		current	$V_{IN} = V_{IH}$	_	_	130	μπ
		Input leakage current (all bidirectional ports)		-1	_	1	
I _{IL}	Р	Input leakage current (all ADC input-only ports) ⁽⁴⁾ $T_{J} = -40 \text{ to}$ $+150 \text{ °C}$	-0.25	_	0.25	μА	
		Input leakage current (shared ADC input-only ports)		-0.3	_	0.3	
V _{ILR}	Р	RESET, low level input voltage	_	-0.1 ⁽²⁾	_	0.35 V _{DD_HV_IOx}	٧
V _{IHR}	Р	RESET, high level input voltage	_	0.65 V _{DD_HV_IOx}		V _{DD_HV_IOx} +0.1 ⁽²⁾	V
V _{HYSR}	D	RESET, Schmitt trigger hysteresis	_	0.1 V _{DD_HV_IOx}		_	V
V _{OLR}	D	RESET, low level output voltage	I _{OL} = 2 mA	_	_	0.5	V
I_	D	RESET, equivalent pull-	V _{IN} = V _{IL}	10	_	_	
I _{PD}	J	down current	V _{IN} = V _{IH}		_	130	μA

^{1.} These specifications are design targets and subject to change per device characterization.






Figure 9. ADC characteristics and error definitions

3.16.1 Input Impedance and ADC Accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; further, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S and C_{p2} being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_{p2} + CS equal to 7.5 pF, a resistance of 133 k Ω is obtained (R_{EQ} = 1 / (fS*(C_{p2} + C_S)), where fS represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S) and the sum of R_S + R_F , the external circuit must be designed to respect the *Equation 4*:




Equation 4:

$$V_{A} \bullet \frac{R_{S} + R_{F}}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on resistive path. Internal switch resistances (R_{SW} and R_{AD}) can be neglected with respect to external resistances.

Figure 10. Input Equivalent Circuit



A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in *Figure 10*): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).




Figure 11. Transient Behavior during Sampling Phase

In particular two different transient periods can be distinguished:

A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call C_P = C_{P1} + C_{P2}), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time T_S is always much longer than the internal time constant:

Equation 6

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll T_S$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to *Equation 7*:

Equation 7

$$\mathbf{V}_{\mathbf{A}\mathbf{1}}\bullet(\mathbf{C}_{\mathbf{S}}+\mathbf{C}_{\mathbf{P}\mathbf{1}}+\mathbf{C}_{\mathbf{P}\mathbf{2}})=\mathbf{V}_{\mathbf{A}}\bullet(\mathbf{C}_{\mathbf{P}\mathbf{1}}+\mathbf{C}_{\mathbf{P}\mathbf{2}})$$

 A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_I: again considering the worst case in which C_{P2}

DocID15457 Rev 12




Figure 30. Nexus TDI, TMS, TDO timing

3.21.5 External interrupt timing (IRQ pin)

Table 40. External interrupt timing

No.	Symbol		Parameter	Conditions	Min	Max	Unit
1	t _{IPWL}	D	IRQ pulse width low	_	3	_	t_{CYC}
2	t _{IPWH}	D	IRQ pulse width high	_	3	_	t _{CYC}
3	t _{ICYC}	D	IRQ edge to edge time ⁽¹⁾	_	6	_	t _{CYC}

^{1.} Applies when IRQ pins are configured for rising edge or falling edge events, but not both.





Figure 35. DSPI classic SPI timing — slave, CPHA = 1






Table 42. LQFP100 mechanical data

Symbol	mm			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	_	_	1.600	_	_	0.0630
A1	0.050	_	0.150	0.0020	_	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	_	0.200	0.0035	_	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	_	12.000	_	_	0.4724	_
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	_	12.000	_	_	0.4724	_
е	_	0.500	_	_	0.0197	_
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	_	1.000	_	_	0.0394	_
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °
Tolerance	mm			inches		
ccc	0.080			0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Table 45. Document revision history

Date	Revision	Changes		
01-Aug-2012	8	Editorial changes. In the "Block diagram" section, removed one PMU from the figure. In the 257-pin pinout figure, changed cut2 to cut2/3 in Notes. In the pin function summary table, changed cut2 to cut2/3. In the "System pins" table: — Added Note regarding Open Drain Enable. — Added Note about Open Drain. — Changed cut2 to cut2/3. — Changed all entries of column "Weak pull config during reset" to '-', except for PCR[2], PCR[3], PCR[4] and PCR[21]. In the "Absolute maximum ratings" table: — Removed the "V _{SS_HV_REG} " row. — Added the footnote "Internal structures hold the input voltage" to the V _{IN} maximum specifications. In the "Recommended operating conditions" table, removed the "V _{SS_HV_REG} " row. — Added the "Thermal characteristics" section: — Added the "Thermal characteristics for LQFP100 package" table. — Updated values and footnote 1 in the 144 package table. — Updated values and footnote 1 in the 144 package table. — Updated footnote 1 to parameter "I _{DD_LV_TYP} + I _{DD_LV_PLL} " (symbol "T"). — Changed "I _{DD_LV_STOP} " at 150C from 72mA to 80mA. In the "FMPLL electrical characteristics" table: — Deleted the footnote "This value is true when operating at frequencies above 60 MHz" from the specification for f _{CS} and f _{DS} . — Changed "f _{SYS} " to "f _{FMPLLOUT} " in the entries for the C _{JITTER} , f _{LCK} , f _{UL} , f _{CS} , and f _{DS} specifications. In the "ADC conversion characteristics" table: — Revised the entry for TUE _{ISTWNINJ} (was P/T and "Total unadjusted error for ISTWINJ", is "Total unadjusted error for ISTWINJ", is "Total unadjusted error for ISTWINJ, is "Total unadjusted error for ISTWINJ", is "Total unadjusted error for ISTWINJ, and the entry for TUE _{ISTWNINJ} (was "Total unadjusted error for ISTWINJ, is "Total unadjusted error for ISTWINJ, is "Total unadjusted error for ISTWINJ, and R _{AD} from the external network design constraint equation and the sente		

