

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	e200z4d
Core Size	32-Bit Dual-Core
Speed	120MHz
Connectivity	CANbus, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	57
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.63V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc56el60l3ccfsr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.5 Feature details

1.5.1 High-performance e200z4d core

The e200z4d Power Architecture[®] core provides the following features:

- 2 independent execution units, both supporting fixed-point and floating-point operations
- Dual issue 32-bit Power Architecture technology compliant
 - 5-stage pipeline (IF, DEC, EX1, EX2, WB)
 - In-order execution and instruction retirement
- Full support for Power Architecture instruction set and Variable Length Encoding (VLE)
 - Mix of classic 32-bit and 16-bit instruction allowed
 - Optimization of code size possible
- Thirty-two 64-bit general purpose registers (GPRs)
- Harvard bus (32-bit address, 64-bit data)
 - I-Bus interface capable of one outstanding transaction plus one piped with no waiton-data return
 - D-Bus interface capable of two transactions outstanding to fill AHB pipe
- I-cache and I-cache controller
 - 4 KB, 256-bit cache line (programmable for 2- or 4-way)
- No data cache
- 16-entry MMU
- 8-entry branch table buffer
- Branch look-ahead instruction buffer to accelerate branching
- Dedicated branch address calculator
- 3 cycles worst case for missed branch
- Load/store unit
 - Fully pipelined
 - Single-cycle load latency
 - Big- and little-endian modes supported
 - Misaligned access support
 - Single stall cycle on load to use
- Single-cycle throughput (2-cycle latency) integer 32 × 32 multiplication
- 4 14 cycles integer 32 × 32 division (average division on various benchmark of nine cycles)
- Single precision floating-point unit
 - 1 cycle throughput (2-cycle latency) floating-point 32 × 32 multiplication
 - Target 9 cycles (worst case acceptable is 12 cycles) throughput floating-point 32 × 32 division
 - Special square root and min/max function implemented
- Signal processing support: APU-SPE 1.1
 - Support for vectorized mode: as many as two floating-point instructions per clock
- Vectored interrupt support
- Reservation instruction to support read-modify-write constructs



The following functions are implemented:

- ECC encoding (32-bit boundary for data and complete address bus)
- ECC decoding (32-bit boundary and entire address)
- Address translation from the AHB protocol on the XBAR to the SRAM array

The platform SRAM controller is replicated for each processor.

1.5.9 Memory subsystem access time

Every memory access, that the CPU performs, requires at least one system clock cycle for the data phase of the access. Slower memories or peripherals may require additional data phase wait states. Additional data phase wait states may also occur if the slave being accessed is not parked on the requesting master in the crossbar.

Table 2 shows the number of additional data phase wait states required for a range of memory accesses.

AHB transfer	Data phase wait states	Description
e200z4d instruction fetch	0	Flash memory prefetch buffer hit (page hit)
e200z4d instruction fetch	3	Flash memory prefetch buffer miss (based on 4-cycle random flash array access time)
e200z4d data read	0–1	SRAM read
e200z4d data write	0	SRAM 32-bit write
e200z4d data write	0	SRAM 64-bit write (executed as 2 x 32-bit writes)
e200z4d data write	0–2	SRAM 8-,16-bit write (Read-modify-Write for ECC)
e200z4d flash memory read	0	Flash memory prefetch buffer hit (page hit)
e200z4d flash memory read	3	Flash memory prefetch buffer miss (at 120 MHz; includes 1 cycle of program flash memory controller arbitration)

Table 2. Platform memory access time summary

1.5.10 Error Correction Status Module (ECSM)

The ECSM on this device manages the ECC configuration and reporting for the platform memories (flash memory and SRAM). It does not implement the actual ECC calculation. A detected error (double error for flash memory or SRAM) is also reported to the FCCU. The following errors and indications are reported into the ECSM dedicated registers:

- ECC error status and configuration for flash memory and SRAM
- ECC error reporting for flash memory
- ECC error reporting for SRAM
- ECC error injection for SRAM



1.5.11 Peripheral bridge (PBRIDGE)

The PBRIDGE implements the following features:

- Duplicated periphery
- Master access privilege level per peripheral (per master: read access enable; write access enable)
- Checker applied on PBRIDGE output toward periphery
- Byte endianess swap capability

1.5.12 Interrupt Controller (INTC)

The INTC provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems.

For high-priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR needs to be executed. It also provides an ample number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

The INTC supports the priority ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource can not preempt each other.

The INTC provides the following features:

- Duplicated periphery
- Unique 9-bit vector per interrupt source
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Priority elevation for shared resource

The INTC is replicated for each processor.



- Receive features
 - Individual programmable filters for each mailbox
 - 8 mailboxes configurable as a 6-entry receive FIFO
 - 8 programmable acceptance filters for receive FIFO
 - Programmable clock source
 - System clock
 - Direct oscillator clock to avoid FMPLL jitter

1.5.27 FlexRay

The FlexRay module provides the following features:

- Full implementation of FlexRay Protocol Specification 2.1 Rev. A
- 64 configurable message buffers can be handled
- Dual channel or single channel mode of operation, each as fast as 10 Mbit/s data rate
- Message buffers configurable as transmit or receive
- Message buffer size configurable
- Message filtering for all message buffers based on Frame ID, cycle count, and message ID
- Programmable acceptance filters for receive FIFO
- Message buffer header, status, and payload data stored in system memory (SRAM)
- Internal FlexRay memories have error detection and correction



Pin #	Port/function	Peripheral	Output function	Input function
		SIUL	GPIO[13]	GPIO[13]
		FlexPWM_0	B[2]	B[2]
95	A[13]	DSPI_2		SIN
		FlexPWM_0	_	FAULT[0]
		SIUL	_	EIRQ[12]
		SIUL	GPIO[22]	GPIO[22]
96	DIG	MC_CGM	clk_out	—
90	B[6]	DSPI_2	CS2	
		SIUL	_	EIRQ[18]
97	FCCU_F[1]	FCCU	F[1]	F[1]
		SIUL	GPIO[38]	GPIO[38]
		DSPI_0	SOUT	—
98	C[6]	FlexPWM_0	B[1]	B[1]
		SSCM	DEBUG[6]	—
		SIUL	—	EIRQ[24]
		SIUL	GPIO[14]	GPIO[14]
99	A [1 4]	FlexCAN_1	TXD	—
99	A[14]	eTimer_1	ETC[4]	ETC[4]
		SIUL	—	EIRQ[13]
		SIUL	GPIO[15]	GPIO[15]
		eTimer_1	ETC[5]	ETC[5]
100	A[15]	FlexCAN_1	—	RXD
		FlexCAN_0	—	RXD
		SIUL	—	EIRQ[14]

 Table 3. LQFP100 pin function summary (continued)

1. V_{PP_TEST} should always be tied to ground (V_{SS}) for normal operations.

Pin #	Port/function	Peripheral	Output function	Input function
1	NMI		—	
		SIUL	GPIO[6]	GPIO[6]
2	A[6]	DSPI_1	SCK	SCK
		SIUL	—	EIRQ[6]



_		•	n summary (continue	•
Pin #	Port/function	Peripheral	Output function	Input function
	Pin # Port/function 125 D[0] 126 V_DD_HV_IO 127 VSS_HV_IO 128 D[3] 129 D[4] 130 V_DD_HV_REG_2 131 V_DD_LV_COR	SIUL	GPIO[48]	GPIO[48]
125	וסוס	FlexRay	CA_TX	_
120		eTimer_1 ETC[1]		ETC[1]
		FlexPWM_0	B[1]	B[1]
126	V _{DD_HV_IO}		_	
127	V _{SS_HV_IO}			
		SIUL	GPIO[51]	GPIO[51]
100	0121	FlexRay	CB_TX	_
120	D[3]	eTimer_1	ETC[4]	ETC[4]
		FlexPWM_0	A[3]	A[3]
		SIUL	GPIO[52]	GPI0[52]
100	DI4	FlexRay	CB_TR_EN	
129	D[4]	eTimer_1	ETC[5]	ETC[5]
		FlexPWM_0	B[3]	B[3]
130	V _{DD_HV_REG_2}		_	
131	V _{DD_LV_COR}			
132	V _{SS_LV_COR}		—	
		SIUL	GPIO[80]	GPIO[80]
122	FIOI	FlexPWM_0	A[1]	A[1]
155	F[0]	eTimer_0	—	ETC[2]
	D[0] V _{DD_HV_I0} V _{SS_HV_I0} D[3] D[4] V _{DD_HV_REG_2} V _{DD_LV_COR} V _{SS_LV_COR} F[0] A[9] V _{DD_LV_COR}	SIUL	—	EIRQ[28]
	Port/function Perip D[0] SI Flex eTim VDD_HV_IO Flex VDD_HV_IO SI VSS_HV_IO SI D[3] Flex PI(4) SI PI(4) Flex PI(4) SI PI(4) Flex PI(4) Flex PI(4) SI PI(4) Flex PI(4) SI PI(4) SI PI(4) Flex PI(4) Tim PI(4) Flex PI(4) Tim PI(4) Flex PI(4) Flex PI(4) Flex PI(4) Flex PI(4) Flex PI(4) PI(4) PI(4) PI(4) PI(4) PI(4) PI(4) PI(4) PI(4) PI(4) PI(5) PI(5) PI(5) PI(5)	SIUL	GPIO[9]	GPIO[9]
124	A101	DSPI_2	CS1	—
134	A[A]	FlexPWM_0	B[3]	B[3]
		FlexPWM_0	—	FAULT[0]
135	V _{DD_LV_COR}			
		SIUL	GPIO[13]	GPIO[13]
	[FlexPWM_0	B[2]	B[2]
136	A[13]	DSPI_2	—	SIN
		FlexPWM_0	—	FAULT[0]
126 127 128 129 130 131 132 133 133 134 135 136		SIUL	—	EIRQ[12]
137	V _{SS_LV_COR}		—	

 Table 4. LQFP144 pin function summary (continued)



Table 5. LFBGA257 pin function summary (continued)									
Pin #	Port/function	Peripheral	Output function	Input function					
		SIUL	GPIO[116]	GPIO[116]					
L16	H[4]	FlexPWM_1	X[0]	X[0]					
		eTimer_2	ETC[0]	ETC[0]					
1 4 7	DIAL	SIUL	GPIO[20]						
LI/	B[4]	JTAGC	TDO	_					
M1	V _{DD_HV_OSC}		_						
M2	V _{DD_HV_IO_RING}		_						
		SIUL	GPIO[56]	GPIO[56]					
		DSPI_1	CS2	_					
L16 L17 M1 M2 M3 M4 M6 M7 M8 M9 M10 M11 M12 M10 M11 M12 M14 M15 M16 M17 N12 N13	D[8]	eTimer_1	ETC[4]	ETC[4]					
		DSPI_0	CS5	_					
		FlexPWM_0	—	FAULT[3]					
M4	Not connected		_						
M6	V _{DD_LV}		_						
M7	V _{DD_LV}		_						
M8	V _{DD_LV}								
M9	V _{DD_LV}		_						
M10	V _{DD_LV}		_						
M11	V _{DD_LV}		_						
M12	V _{DD_LV}		—						
		SIUL	GPIO[43]	GPIO[43]					
M14	C[11]	eTimer_0	ETC[4]	ETC[4]					
		DSPI_2	CS2	—					
M15	B[5] -	SIUL	GPIO[21]	GPIO[21]					
IVI I J	B[3]	JTAGC	_	TDI					
M16	TMS		—						
		SIUL	GPIO[117]	GPIO[117]					
M17	H[5]	FlexPWM_1	A[0]	A[0]					
		DSPI_0	CS4	—					
N1	XTAL								
N2	V _{SS_HV_IO_RING}								
		SIUL	GPIO[53]	GPIO[53]					
N3	D[5]	DSPI_0	CS3	_					
		FlexPWM_0	—	FAULT[2]					
N4	V _{SS_LV_PLL0_PLL1}								

 Table 5. LFBGA257 pin function summary (continued)



	Supply		Pir	า #
Symbol	Description	100 pkg	144 pkg	257 pkg
V _{DD_HV_REG_1}	VDD_HV_REG_1	67	95	H15
V _{SS_HV_FLA}	VSS_HV_FLA	68	96	J16
V _{DD_HV_FLA}	VDD_HV_FLA	69	97	H16
V _{DD_HV_IO}	VDD_HV_IO	87	126	VDD_HV ⁽³⁾
V _{SS_HV_IO}	VSS_HV_IO	88	127	VSS_HV ⁽⁴⁾
V _{DD_HV_REG_2}	VDD_HV_REG_2	91	130	C7
	Power supply pins (1.2 V)			
V _{SS_LV_COR}	VSS_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR}$ pin.	11	17	VSS_HV ⁽²⁾
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{SS_LV_COR}$ pin.	12	18	VDD_LV ⁽¹⁾
V _{SS} 1V2	VSS_LV_PLL0_PLL1 / 1.2 V Decoupling pins for on-chip FMPLL modules. Decoupling capacitor must be connected between this pin and V _{DD_LV_PLL} .	24	35	N4
V _{DD} 1V2	VDD_LV_PLL0_PLL1 Decoupling pins for on-chip FMPLL modules. Decoupling capacitor must be connected between this pin and V _{SS_LV_PLL} .	25	36	P4
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV_COR} pin.	28	39	VDD_LV ⁽¹⁾
V _{SS_LV_COR}	VSS_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest V _{DD_LV_COR} pin.	29	40	VSS_LV ⁽²⁾
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic and Regulator feedback. Decoupling capacitor must be connected between this pins and V _{SS_LV_REGCOR} .	_	70	VDD_LV ⁽¹⁾
V _{SS_LV_COR}	VSS_LV_REGCOR0 Decoupling pins for core logic and Regulator feedback. Decoupling capacitor must be connected between this pins and V _{DD_LV_REGCOR} .	_	71	VSS_LV ⁽²⁾
V _{DD_LV_COR}	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV_COR} pin.	65	93	VDD_LV ⁽¹⁾
V _{SS_LV_COR}	VSS_LV_COR / 1.2 V Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR\ pin.}$	66	94	VSS_LV ⁽²⁾
V _{DD} 1V2	VDD_LV_COR Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR}$ pin.	92	131	VDD_LV ⁽¹⁾

Table 6.	Supply	pins	(continued)
----------	--------	------	-------------



78,					Table 8. Pi	n muxing (cor	ntinued)							
78/165	Port PCR name	Port BCB Barinhard	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during	Pad speed ⁽¹⁾		Pin #			
		TOK	renpherai	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg	
			SIUL	GPIO[11]	ALT0	GPIO[11]	—							
			DSPI_2	SCK	ALT1	SCK	PSMI[1]; PADSEL=1		м	s	82	120		
	A[11]	PCR[11]	FlexPWM_0	A[0]	ALT2	A[0]	PSMI[20]; PADSEL=0	_					D11	
			FlexPWM_0	A[2]	ALT3	A[2]	PSMI[22]; PADSEL=0							
			SIUL	_	—	EIRQ[10]	—							
Docl			SIUL	GPIO[12]	ALT0	GPIO[12]	—							
D15			DSPI_2	SOUT	ALT1	—	—	M						
DocID15457 Rev 12	A[12]	PCR[12]	FlexPWM_0	A[2]	ALT2	A[2]	PSMI[22]; PADSEL=1		— М	s	83	122	A10	
v 12			FlexPWM_0	B[2]	ALT3	B[2]	PSMI[26]; PADSEL=0							
			SIUL	—	—	EIRQ[11]	—							
			SIUL	GPIO[13]	ALT0	GPIO[13]	—							
			FlexPWM_0	B[2]	ALT2	B[2]	PSMI[26]; PADSEL=1							
	A[13]	PCR[13]	DSPI_2		_	SIN	PSMI[2]; PADSEL=1	_	М	s	95	136	C6	
			FlexPWM_0	_	_	FAULT[0]	PSMI[16]; PADSEL=1							
			SIUL	_	—	EIRQ[12]	—							

Package pinouts and signal descriptions

SPC56ELx, SPC564Lx

5

Port		D	Alternate	Output	Input	Input mux	Weak pull	Pa spee	ad əd ⁽¹⁾	Pin #			
name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg	25 pk	
C [7]	PCR[87]	SIUL	GPIO[87]	ALT0	GPIO[87]	—		F	S		19	J	
F[7]	PCR[07]	NPC	МСКО	ALT2	_	_	_	Г	3	_	19	J	
E [0]		SIUL	GPIO[88]	ALT0	GPIO[88]	_		F	S		20	к	
F[8]	PCR[88]	NPC	MSEO[1]	ALT2	_	_	_	Г	5	_	20	ň	
		SIUL	GPIO[89]	ALT0	GPIO[89]	_			F	S		22	к
F[9]	PCR[89]	NPC	MSEO[0]	ALT2	_	_		Г	5	_	23	ľ	
		SIUL	GPIO[90]	ALT0	GPIO[90]	_		F	<u>د</u>		24		
F[10]	PCR[90]	NPC	EVTO	ALT2	_	_		F	S	_	24	L1	
F [44]		SIUL	GPIO[91]	ALT0	GPIO[91]	_		М	¢		25		
F[11]	PCR[91]	NPC	_	ALT2	EVTI	_		IVI	S	_	25	L2	
		SIUL	GPIO[92]	ALT0	GPIO[92]	_		— М					
F[12]	PCR[92]	eTimer_1	ETC[3]	ALT1	ETC[3]	PSMI[12]; PADSEL=2			S	_	106	C,	
		SIUL	_	_	EIRQ[30]	_							
		SIUL	GPIO[93]	ALT0	GPIO[93]	—							
F[13]	PCR[93]	eTimer_1	ETC[4]	ALT1	ETC[4]	PSMI[13]; PADSEL=3	M	М	S	_	112	B14	
		SIUL	_	_	EIRQ[31]	_							
F [4]		SIUL	GPIO[94]	ALT0	GPIO[94]	—		NA	S		115	C.	
F[14] PCR[94]	FCK[94]	LINFlexD_1	TXD	ALT1		_		М	3	_	115		
	15] PCR[95]	SIUL	GPIO[95]	ALT0	GPIO[95]	—							
F[15]		LINFlexD_1	_	_	RXD	PSMI[32]; PADSEL=2] —	М	S	—	113	D	

Package pinouts and signal descriptions

91/165

	· · · · · · · · ·			Table 8. Pi	n muxing (cor	tinued)								
Port	PCR	Peripheral	Alternate output	Output	Input	Input mux select	Weak pull config during	Pa spe	ad ed ⁽¹⁾	Pin #				
name	1 OK	renpheral	function	mux sel	functions		reset	SRC = 1	SRC = 0	100 pkg	144 pkg	25 pk		
		SIUL	GPIO[116]	ALT0	GPIO[116]	—								
H[4]	PCR[116]	FlexPWM_1	X[0]	ALT1	X[0]	—		М	S	_	_	L1		
		eTimer_2	ETC[0]	ALT2	ETC[0]	PSMI[39]; PADSEL=0			_					
		SIUL	GPIO[117]	ALT0	GPIO[117]	_	M							
H[5]	PCR[117]	FlexPWM_1	A[0]	ALT1	A[0]	_		_	_	_	М	S	—	_
		DSPI_0	CS4	ALT3	_	_	-							
		SIUL	GPIO[118]	ALT0	GPIO[118]	_								
H[6]	PCR[118]	FlexPWM_1	B[0]	ALT1	B[0]	_			_	М	S	—	_	H
		DSPI_0	CS5	ALT3	_	_	-							
		SIUL	GPIO[119]	ALT0	GPIO[119]	_		М		_				
H[7]	PCR[119]	FlexPWM_1	X[1]	ALT1	X[1]	—	N		S		_	K		
		eTimer_2	ETC[1]	ALT2	ETC[1]	PSMI[40]; PADSEL=0			_					
		SIUL	GPIO[120]	ALT0	GPIO[120]	—								
H[8]	PCR[120]	FlexPWM_1	A[1]	ALT1	A[1]	—]	М	S	—		K1		
		DSPI_0	CS6	ALT3	—	—								
		SIUL	GPIO[121]	ALT0	GPIO[121]	—								
H[9]	PCR[121]	FlexPWM_1	B[1]	ALT1	B[1]	—	_	М	S	—		G		
		DSPI_0	CS7	ALT3	—	—								
		SIUL	GPIO[122]	ALT0	GPIO[122]	—								
H[10]	PCR[122]	FlexPWM_1	X[2]	ALT1	X[2]	—	_	М	S	—		A		
	eTimer_2	ETC[2]	ALT2	ETC[2]	—									

Package pinouts and signal descriptions

					Table 8. Pi	n muxing (cor	ntinued)								
	Port	PCP	PCR Peripheral	Alternate	Output	t Input	nput Input mux	Weak pull config during	-		Pin #				
	name	FOR		output function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg		
			SIUL	GPIO[129]	ALT0	GPIO[129]	—								
	I[1]	PCR[129]	eTimer_2	ETC[1]	ALT1	ETC[1]	PSMI[40]; PADSEL=1		М	S	_	_	C12		
			DSPI_0	CS5	ALT2	—	—								
			FlexPWM_1	_		FAULT[1]	_								
		PCR[130]	SIUL	GPIO[130]	ALT0	GPIO[130]	_	M	_	_					
J	I[2]		eTimer_2	ETC[2]	ALT1	ETC[2]	PSMI[41]; PADSEL=1					— М	S	_	_
DocID15457 Rev			DSPI_0	CS6	ALT2	_	_								
154			FlexPWM_1	_	_	FAULT[2]									
7 D			SIUL	GPIO[131]	ALT0	GPIO[131]	_								
ev 13			eTimer_2	ETC[3]	ALT1	ETC[3]	PSMI[42]; PADSEL=1		М		_	_			
	I[3]	PCR[131]	DSPI_0	CS7	ALT2	_		1 —		S			E17		
		-	CTU_0	EXT_TGR	ALT3	_									
			FlexPWM_1	—	—	FAULT[3]		1							
	RDY	PCR[132]	SIUL	GPIO[132]	ALT0	GPIO[132]			F	s			K3		
	RUT		NPC	RDY	ALT2	_	_	1 —	F						

1. Programmable via the SRC (Slew Rate Control) bit in the respective Pad Configuration Register; S = Slow, M = Medium, F = Fast, SYM = Symmetric (for FlexRay)

2. The default function of this pin out of reset is ALT1 (TDO).

3. Analog

Note:

97/165

Open Drain can be configured by the PCRn for all pins used as output (except FCCU_F[0] and FCCU_F[1]).

SPC56ELx, SPC564Lx

EME testing was performed and documented according to these standards: [IEC 61967-2 & -4]

EMS testing was performed and documented according to these standards: [IEC 62132-2 & -4]

Refer SPC56EL60 for detailed information pertaining to the EMC, EME, and EMS testing and results.

3.7 Electrostatic discharge (ESD) characteristics

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note *Electrostatic Discharge Sensitivity Measurement* (AN1181).






		Table 24. Mai	n oscillator electrical cha	aracteristics	5		
Or mark all		Description	Conditions ⁽¹⁾		11		
Symbol		Parameter	Conditions	Min	Тур	Max	Unit
f _{xoschs}	S R	Oscillator frequency	_	4.0		40.0	MHz
9 _{mXOSCHS}	Ρ	Oscillator transconductance	V _{DD} = 3.3 V ±10%	4.5		13.25	mA/V
V _{XOSCHS}	D	Oscillation amplitude	pscillation amplitude f _{OSC} = 4, 8, 10, 12, 16 MHz			_	v
			f _{OSC} = 40 MHz	1.1		—	
V _{XOSCHSOP}	D	Oscillation operating point	_	_	0.82	_	V
Ŧ	т	Oppillator start up time	f _{OSC} = 4, 8, 10, 12 MHz ⁽²⁾	—		6	
T _{XOSCHSSU}	I	Oscillator start-up time	f _{OSC} = 16, 40 MHz ⁽²⁾	_	_	2	ms
V _{IH}	S R	Input high level CMOS Schmitt Trigger	Oscillator bypass mode	0.65 × V _{DD}	_	V _{DD} + 0.4	V
V _{IL}	S R	Input low level CMOS Schmitt Trigger	Oscillator bypass mode	-0.4	_	0.35 × V _{DD}	V

1. V_{DD} = 3.3 V ±10%, T_J = -40 to +150 °C, unless otherwise specified.

 The recommended configuration for maximizing the oscillator margin are: XOSC_MARGIN = 0 for 4 MHz quartz XOSC_MARGIN = 1 for 8/16/40 MHz quartz



Symbol		Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
IS1WWINJ			(double ADC channel)				
	С	Max positive/negative injection	Vref_ad0 - Vref_ad1 < 150mV	-3.6	_	3.6	mA
SNR	Т	Signal-to-noise ratio	Vref = 3.3V	67	—	_	dB
SNR	Т	Signal-to-noise ratio	Vref = 5.0V	69	—	_	dB
THD	Т	Total harmonic distortion	—	-65	—	_	dB
SINAD	Т	Signal-to-noise and distortion	—	65	—	_	dB
ENOB	Т	Effective number of bits	—	10.5	—	_	bits
тис	т	Total unadjusted error for IS1WINJ (single	Without current injection	-6	—	6	LSB
TUE _{IS1WINJ}	1	ADC channels)	With current injection	-8	—	8	LSB
TUE _{IS1WWI}	Ρ	Total unadjusted error for IS1WWINJ	Without current injection	-8	—	8	LSB
NJ	Т	(double ADC channels)	With current injection	-10	—	10	LSB

Table 27. ADC conversion characteristics (continued)

1. $T_J = -40$ to +150 °C, unless otherwise specified and analog input voltage from V_{AGND} to V_{AREF}.

2. AD_CK clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.

3. This is the maximum frequency that the analog portion of the ADC can attain. A sustained conversion at this frequency is not possible.

- 4. During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample}. After the end of the sample time t_{sample}, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{sample} depend on programming.
- 5. This parameter does not include the sample time Tsample, but only the time for determining the digital result.
- 6. See Figure 10.
- 7. For the 144-pin package
- 8. No missing codes

3.17 Flash memory electrical characteristics

Table 28. Flash memory program and erase electrical specifications

No.	Symbol		Parameter	Тур (1)	Initial Max (2)	Lifetime Max ⁽³⁾	Unit
1	T _{DWPROGRAM}	*(4)	Double word (64 bits) program time ⁽⁴⁾	30	—	500	μs
2	T _{PPROGRAM}	*(4)	Page(128 bits) program time ⁽⁴⁾	40	160	500	μs
3	T _{16KPPERASE}	*(4)	16 KB block pre-program and erase time	250	1000	5000	ms
4	T _{48KPPERASE}	*(4)	48 KB block pre-program and erase time	400	1500	5000	ms
5	T _{64KPPERASE}	*(4)	64 KB block pre-program and erase time	450	1800	5000	ms
6	T _{128KPPERASE}	*(4)	128 KB block pre-program and erase time	800	2600	7500	ms
7	T _{256KPPERASE}	*(4)	256 KB block pre-program and erase time	1400	5200	15000	ms


1. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25°C. These values are characterized, but not tested.




No.	Symb	ol	Parameter	Conditions	Min	Мах	Unit
				Master (MTFE = 0)	-2	—	
12	12 t _{HO} D	П	Data hold time for outputs	Slave	6	—	ne
12				Master (MTFE = 1, CPHA = 0)	6	—	ns
				Master (MTFE = 1, CPHA = 1)	-2	—	

Table 41. DSPI timing (continued)

1. Slave Receive Only Mode can operate at a maximum frequency of 60 MHz. In this mode, the DSPI can receive data on SIN, but no valid data is transmitted on SOUT.











Figure 39. DSPI modified transfer format timing — slave, CPHA = 1

Figure 40. DSPI PCS strobe (PCSS) timing








Figure 42. LQFP144 package mechanical drawing

Table 43. LQFP144 mechanical data

Symbol		mm		inches ⁽¹⁾			
Symbol	Тур	Min	Мах	Тур	Min	Max	
А			1.6			0.0630	
A1		0.05	0.15		0.0020	0.0059	
A2	1.4	1.35	1.45	0.0551	0.0531	0.0571	
b	0.22	0.17	0.27	0.0087	0.0067	0.0106	
с		0.09	0.2		0.0035	0.0079	
D	22	21.8	22.2	0.8661	0.8583	0.8740	
D1	20	19.8	20.2	0.7874	0.7795	0.7953	
D3	17.5			0.6890			
E	22	21.8	22.2	0.8661	0.8583	0.8740	
E1	20	19.8	20.2	0.7874	0.7795	0.7953	



Table 44. LFBGA257 mechanical data

TITLE: LFBGA 14x14x1.7 257 F17x17 PITCH 0.8 BALL 0.4

PACKAGE CODE:

JEDEC/EIAJ REFERENCE NUMBER: JEDEC STANDARD NO.95 SECTION 4.5 (Fine pitch, Square Ball Grid Array Package Design Guide)

	DIMENSIONS								
	DATABOOK (mm)			DRAWING (mm)					
REF.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	NOTES		
A			1.70			1.45	(1)		
A1	0.21			0.25	0.30	0.35			
A2		1.085		1.03	1.085	1.14			
A3		0.30		0.26	0.30	0.34			
A4			0.80	0.77	0.785	0.80			
b	0.35	0.40	0.45	0.35	0.40	0.45	(2)		
D	13.85	14.00	14.15	13.85	14.00	14.15			
D1		12.80			12.80				
E	13.85	14.00	14.15	13.85	14.00	14.15			
E1		12.80			12.80				
е		0.80			0.80				
F		0.6			0.6				
ddd			0.12			0.12			
eee			0.15			0.15	(3)		
fff			0.08			0.08	(4)		

NOTES:

(1) - LFBGA stands for Low profile Fine Pitch Ball Grid Array.

- Low Profile: The total profile height (Dim A) is measured from the seating plane to the top of the component

- The maximum total package height is calculated by the following methodology:

A2 Typ+A1 Typ + $\sqrt{(A1^2+A3^2+A4^2)}$ tolerance values)

- Low profile: 1.20mm < A \leq 1.70mm / Fine pitch: e < 1.00mm pitch.

(2) – The typical ball diameter before mounting is 0.40mm.

- (3) The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.
- (4) The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above The axis of each ball must lie simultaneously in both tolerance zones.
- (5) The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug.
 A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

DocID15457 Rev 12



Date	Revision	Changes
18-Sep-2013	10	- Updated Disclaimer.
07-Feb-2014	11	 Removed "TBC" symbol in <i>Table 9</i> and <i>Table 22</i> Resolved some cross references.
08-Jul-2015	12	 Editorial and formatting changes throughout document. <i>Chapter 1: Introduction:</i> In <i>Table 1: SPC56ELx/SPC564Lx device summary</i> added the column for SPC56EL54 device <i>Chapter 3: Electrical characteristics:</i> In <i>Table 9: Absolute maximum ratings</i>, added condition "Valid only for ADC pins" for V_{IN} Symbol. Added Section 3.4: Decoupling capacitors. <i>Figure 10: Input Equivalent Circuit:</i> changed "V_{DD}" to "V_{REF}" in Internal circuit scheme In <i>Table 32: Pad AC specifications (3.3 V, IPP_HVE = 0)</i> updated footnote 1 and footnote 2. Updated <i>Figure 13: Pad output delay</i>

Table 45. Document revision history	Table 4	45.	Document	revision	history
-------------------------------------	---------	-----	----------	----------	---------

