



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 4MHz   |
| Connectivity               | I <sup>2</sup> C, SPI  |
| Peripherals                | LCD, POR, PWM, WDT   |
| Number of I/O              | 25   |
| Program Memory Size        | 7KB (4K x 14)  |
| Program Memory Type        | OTP  |
| EEPROM Size                | -  |
| RAM Size                   | 176 x 8  |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 6V  |
| Data Converters            | A/D 5x8b   |
| Oscillator Type            | External   |
| Operating Temperature      | 0°C ~ 70°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 68-LCC (J-Lead)  |
| Supplier Device Package    | 68-PLCC (24.23x24.23)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16c924-04-l |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.0 GENERAL DESCRIPTION

The PIC16C9XX is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with an integrated LCD Driver module, in the PIC16CXXX mid-range family.

All PICmicro<sup>™</sup> microcontrollers employ an advanced RISC architecture. The PIC16CXXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The **PIC16C923** devices have 176 bytes of RAM and 25 I/O pins. In addition several peripheral features are available including: three timer/counters, one Capture/Compare/PWM module, one serial port and one LCD module. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The LCD module features programmable multiplex mode (static, 1/2, 1/3 and 1/4) and drive bias (static and 1/3). It is capable of driving up to 32 segments and up to 4 commons. It can also drive the LCD panel while in SLEEP mode.

The PIC16C924 devices have 176 bytes of RAM and 25 I/O pins. In addition several peripheral features are available including: three timer/counters, one Capture/Compare/PWM module, one serial port and one LCD module. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The LCD module features programmable multiplex mode (static, 1/2, 1/3 and 1/4) and drive bias (static and 1/3). It is capable of driving up to 32 segments and up to 4 commons. It can also drive the LCD panel while in SLEEP mode. The PIC16C924 also has an 5-channel high-speed 8-bit A/D. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, and meters.

The PIC16C9XX family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) feature provides a power saving mode. The user can wake up the chip from SLEEP through several external and internal interrupts and reset(s).

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides recovery in the event of a software lock-up.

A UV erasable CERQUAD (compatible with PLCC) packaged version is ideal for code development while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C9XX family fits perfectly in applications ranging from handheld meters, thermostats, to home security products. The EPROM technology makes customization of application programs (LCD panels, calibration constants, sensor interfaces, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C9XX very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, capture and compare, PWM functions and coprocessor applications).

#### 1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to the PIC16CXXX family of devices (Appendix B).

#### 1.2 Development Support

PIC16C9XX devices are supported by the complete line of Microchip Development tools.

Please refer to Section 16.0 for more details about Microchip's development tools.

## 2.0 PIC16C9XX DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C9XX Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C9XX family, there are two device "types" as indicated in the device number:

- 1. **C**, as in PIC16**C**924. These devices have EPROM type memory and operate over the standard voltage range.
- 2. **LC**, as in PIC16**LC**924. These devices have EPROM type memory and operate over an extended voltage range.

#### 2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PICSTART<sup>®</sup> Plus and PRO MATE<sup>®</sup> II programmers both support the PIC16C9XX. Third party programmers also are available; refer to the *Microchip Third Party Guide* for a list of sources.

#### 2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

#### 2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

#### 2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTP<sup>SM</sup>) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.



#### 4.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 4-3, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

Note 1: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

# FIGURE 4-3: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

|                | R/W-0   | R/W-0  | R-1   | R-1   | R/W-x  | R/W-x  | R/W-x   |  |  |  |  |
|----------------|---|--|---|---|--|--|---|--|--|--|--|
| IRP            | RP1   | RP0  | TO  | PD  | Z  | DC   | С   | R = Readable bit   |  |  |  |
| bit7<br>bit 7: | IRP: Regis  | ster Bank  | Select bit  | (used for ir  | ndirect addr   | essing)  | bitO  | W = Writable bit<br>U = Unimplemented bit,<br>read as '0'<br>- n = Value at POR reset  |  |  |  |
|                | 1 = Bank 2, 3 (100h - 1FFh)<br>0 = Bank 0, 1 (00h - FFh)  |  |   |   |  |  |   |  |  |  |  |
| bit 6-5:       | -5: <b>RP1:RP0</b> : Register Bank Select bits (used for direct addressing)<br>11 = Bank 3 (180h - 1FFh)<br>10 = Bank 2 (100h - 17Fh)<br>01 = Bank 1 (80h - FFh)<br>00 = Bank 0 (00h - 7Fh) |  |   |   |  |  |   |  |  |  |  |
| bit 4:         | $\overline{\mathbf{TO}}$ : Time-<br>1 = After p<br>0 = A WD   | out bit<br>oower-up,<br>T time-out                                     | CLRWDT in:<br>occurred  | struction, c  | or sleep ins   | truction   |   |  |  |  |  |
| bit 3:         | <b>PD</b> : Power<br>1 = After p<br>0 = By exe  | r-down bit<br>oower-up c<br>ecution of                                 | or by the C<br>the SLEEP  | LRWDT inst  | ruction  |  |   |  |  |  |  |
| bit 2:         | <b>Z</b> : Zero bit<br>1 = The re<br>0 = The re   | sult of an sult of an  | arithmetic<br>arithmetic  | or logic op<br>or logic op  | peration is z  | ero<br>ot zero   |   |  |  |  |  |
| bit 1:         | <b>DC</b> : Digit of<br>1 = A carry<br>0 = No car   | carry/borro<br>y-out from<br>rry-out fro                               | the 4th lo<br>the 4th lo<br>the 4th lo                            | WF, ADDLW<br>w order bi<br>ow order b                                 | , SUBLW , SUI<br>t of the resu<br>bit of the res                               | BWF instruct<br>It occurred<br>ult                                 | tions) (for b   | porrow the polarity is reversed)   |  |  |  |
| bit 0:         | C: Carry/b<br>1 = A carry<br>0 = No car<br>Note: A su<br>RLF) instru  | orrow bit (<br>y-out from<br>rry-out from<br>ubtraction<br>uctions, th | ADDWF, AD<br>the most<br>m the mos<br>is execute<br>is bit is loa | DLW, SUBL<br>significant<br>t significar<br>ed by addin<br>ded with e | W, SUBWF in<br>bit of the re<br>nt bit of the r<br>ng the two's<br>her the hig | structions)<br>sult occurr<br>esult occu<br>complem<br>gh or low o | (for borrow<br>red<br>Irred<br>ent of the s<br>rder bit of tl | v the polarity is reversed)<br>second operand. For rotate (RRF,<br>he source register. |  |  |  |

LCD Segment Data LCD Segment Output Enable LCD Common Data LCD Common Digital Input/ **Output Enable** LCD Output pin LCDSE<n> Schmitt 6 Trigger input buffer Data Bus Q D ΕN RD PORT Vdd **RD TRIS** 

#### FIGURE 5-7: PORTD<7:5> BLOCK DIAGRAM

## TABLE 5-7: PORTD FUNCTIONS

| Name                 | Bit#    | Buffer<br>Type | Function  |
|----------------------|---------|----------------|---|
| RD0/SEG00            | bit0    | ST             | Input/output port pin or Segment Driver00               |
| RD1/SEG01            | bit1    | ST             | Input/output port pin or Segment Driver01               |
| RD2/SEG02            | bit2    | ST             | Input/output port pin or Segment Driver02               |
| RD3/SEG03            | bit3    | ST             | Input/output port pin or Segment Driver03               |
| RD4/SEG04            | bit4    | ST             | Input/output port pin or Segment Driver04               |
| RD5/SEG29/COM3       | bit5    | ST             | Digital input pin or Segment Driver29 or Common Driver3 |
| RD6/SEG30/COM2       | bit6    | ST             | Digital input pin or Segment Driver30 or Common Driver2 |
| RD7/SEG31/COM1       | bit7    | ST             | Digital input pin or Segment Driver31 or Common Driver1 |
| Leave de OT Ocharité | Trimere |                |   |

Legend: ST = Schmitt Trigger input

#### TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Address | Name      | Bit 7       | Bit 6     | Bit 5     | Bit 4     | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on<br>Power-on<br>Reset | Value on all other resets |
|---------|-----------|-------------|-----------|-----------|-----------|-------|-------|-------|-------|-------------------------------|---------------------------|
| 08h     | PORTD     | RD7         | RD6       | RD5       | RD4       | RD3   | RD2   | RD1   | RD0   | 0000 0000                     | 0000 0000                 |
| 88h     | TRISD     | PORTD       |           | 1111 1111 | 1111 1111 |       |       |       |       |                               |                           |
| 10Dh    | LCDSE     | SE29        | SE27      | SE20      | SE16      | SE12  | SE9   | SE5   | SE0   | 1111 1111                     | 1111 1111                 |
| Legend. | Shaded ce | lls are not | used by P | ORTD      |           |       |       |       |       |                               |                           |

Legend: Shaded cells are not used by PORTD.

#### 8.3 <u>Timer1 Operation in Asynchronous</u> <u>Counter Mode</u>

If control bit  $\overline{T1SYNC}$  (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read-from or write-to the Timer1 register pair (TMR1H:TMR1L) (Section 8.3.2).

In asynchronous counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

## 8.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit  $\overline{T1SYNC}$  is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high time and low time requirements, as specified in timing parameters 45, 46, and 47.

#### 8.3.2 READING AND WRITING TMR1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running, from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 8-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

#### EXAMPLE 8-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
  MOVE
         TMR1H, W ;Read high byte
  MOVWF TMPH
                   ;
  MOVF
         TMR1L, W ;Read low byte
  MOVWE TMPL
                   ;
  MOVF
         TMR1H, W ;Read high byte
         TMPH, W ;Sub 1st read
  SUBWF
                   ; with 2nd read
  BTFSC STATUS,Z ;Is result = 0
        CONTINUE ;Good 16-bit read
  GOTO
; TMR1L may have rolled over between the read
 of the high and low bytes. Reading the high
;
 and low bytes now will read a good value.
;
  MOVF
         TMR1H, W ;Read high byte
  MOVWF
         TMPH
         TMR1L, W ;Read low byte
  MOVE
  MOVWF TMPL
                   ;
; Re-enable the Interrupt (if required)
                   ;Continue with your code
CONTINUE
```

## 8.4 <u>Timer1 Oscillator</u>

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 8-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

#### TABLE 8-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

| Osc Type  | Freq   | C1  | C2   |  |  |  |  |  |  |  |
|---|--|---|--|--|--|--|--|--|--|--|
| LP  | 32 kHz   | 33 pF   | 33 pF  |  |  |  |  |  |  |  |
|   | 100 kHz  | 15 pF   | 15 pF  |  |  |  |  |  |  |  |
|   | 200 kHz  | 15 pF   | 15 pF  |  |  |  |  |  |  |  |
| These values are for design guidance only.                    |  |   |  |  |  |  |  |  |  |  |
| Crystals Tested:  |  |   |  |  |  |  |  |  |  |  |
| 32.768 kHz  | Epson C-001R32.768K-A ± 20 PPM   |   |  |  |  |  |  |  |  |  |
| 100 kHz   | Epson C-2 100.00 KC-P ± 20 PPM   |   |  |  |  |  |  |  |  |  |
| 200 kHz   | STD XTL 200.000 kHz ± 20 PPM   |   |  |  |  |  |  |  |  |  |
| Note 1: Higl<br>of o<br>time<br>2: Sind<br>cha<br>reso<br>ate | ner capacitan<br>scillator but al<br>ce each reson<br>racteristics, th<br>onator/crystal<br>values of exte | ce increases t<br>lso increases<br>ator/crystal ha<br>le user should<br>manufacturer<br>ernal compone | he stability<br>the start-up<br>as its own<br>consult the<br>for appropri- |  |  |  |  |  |  |  |

#### 10.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1 (Figure 10-2). An event is defined as:

- · Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

#### 10.1.1 CCP PIN CONFIGURATION

In capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

| Note: | If the RC2/CCP1 pin is configured as an      |
|-------|--|
|       | output, a write to the port can cause a cap- |
|       | ture condition.                              |

#### FIGURE 10-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 10.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode the capture operation may not work.

#### 10.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep enable bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear flag bit CCP1IF following any such change in operating mode.

#### 10.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 10-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### EXAMPLE 10-1: CHANGING BETWEEN CAPTURE PRESCALERS

| CLRF  | CCP1CON     | ; | Turn CCP module off   |
|-------|-------------|---|-----------------------|
| MOVLW | NEW_CAPT_PS | ; | Load the W reg with   |
|       |             | ; | the new prescaler     |
|       |             | ; | mode value and CCP ON |
| MOVWF | CCP1CON     | ; | Load CCP1CON with     |
|       |             | ; | this value            |

#### 10.2 <u>Compare Mode</u>

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven High
- Driven Low
- · Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, a compare interrupt is also generated.



#### FIGURE 10-3: COMPARE MODE OPERATION BLOCK DIAGRAM

#### 10.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

| Note: | Clearing the CCP1CON register will force       |
|-------|--|
|       | the RC2/CCP1 compare output latch to the       |
|       | default low level. This is not the data latch. |

#### 11.2.4 MULTI-MASTER

The  $I^2C$  protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

#### 11.2.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure 11-16), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

#### FIGURE 11-16: MULTI-MASTER ARBITRATION (TWO MASTERS)



Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:

- A repeated START condition
- A STOP condition and a data bit
- A repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

#### 11.2.4.2 Clock Synchronization

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high wait-state, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure 11-17.

#### FIGURE 11-17: CLOCK SYNCHRONIZATION



#### 12.5 A/D Operation During Sleep

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

#### 12.6 <u>A/D Accuracy/Error</u>

The absolute accuracy specified for the A/D converter includes the sum of all contributions for quantization error, integral error, differential error, full scale error, offset error, and monotonicity. It is defined as the maximum deviation from an actual transition versus an ideal transition for any code. The absolute error of the A/D converter is specified at <  $\pm$ 1 LSb for VDD = VREF (over the device's specified operating range). However, the accuracy of the A/D converter will degrade as VDD diverges from VREF.

For a given range of analog inputs, the output digital code will be the same. This is due to the quantization of the analog input to a digital code. Quantization error is typically  $\pm$  1/2 LSb and is inherent in the analog to digital conversion process. The only way to reduce quantization error is to increase the resolution of the A/D converter.

Offset error measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system or introduced into a system through the interaction of the total leakage current and source impedance at the analog input.

Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference in gain error to full scale error is that full scale does not take offset error into account. Gain error can be calibrated out in software.

Linearity error refers to the uniformity of the code changes. Linearity errors cannot be calibrated out of the system. Integral non-linearity error measures the actual code transition versus the ideal code transition adjusted by the gain error for each code.

Differential non-linearity measures the maximum actual code width versus the ideal code width. This measure is unadjusted.

The maximum pin leakage current is  $\pm$  1  $\mu A.$ 

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be  $\leq 8 \ \mu s$  for preferred operation. This is because TAD, when derived from TOSC, is kept away from on-chip phase clock transitions. This reduces, to a large extent, the effects of digital switching noise. This is not possible with the RC derived clock. The loss of accuracy due to digital switching noise can be significant if many I/O pins are active.

In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

## 12.7 Effects of a RESET

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

#### 13.4.1 SEGMENT ENABLES

The LCDSE register is used to select the pin function for groups of pins. The selection allows each group of pins to operate as either LCD drivers or digital only pins. To configure the pins as a digital port, the corresponding bits in the LCDSE register must be cleared.

If the pin is a digital I/O the corresponding TRIS bit controls the data direction. Any bit set in the LCDSE register overrides any bit settings in the corresponding TRIS register.

- **Note 1:** On a Power-on Reset these pins are configured as LCD drivers.
- Note 2: The LMUX1:LMUX0 takes precedence over the LCDSE bit settings for pins RD7, RD6 and RD5.

#### EXAMPLE 13-1: STATIC MUX WITH 32 SEGMENTS

| BCF   | STATUS, RPO  | ;Select Bank 2          |
|-------|--------------|-------------------------|
| BSF   | STATUS, RP1  | ;                       |
| BCF   | LCDCON,LMUX1 | ;Select Static MUX      |
| BCF   | LCDCON,LMUX0 | ;                       |
| MOVLW | 0xFF         | ;Make PortD,E,F,G       |
| MOVWF | LCDSE        | ;LCD pins               |
|       |              | ; configure rest of LCD |

#### EXAMPLE 13-2: 1/3 MUX WITH 13 SEGMENTS

| BCF   | STATUS, RPO   | ;Select Bank 2          |
|-------|---------------|-------------------------|
| BSF   | STATUS, RP1   | ;                       |
| BSF   | LCDCON,LMUX1  | ;Select 1/3 MUX         |
| BCF   | LCDCON, LMUX0 | ;                       |
| MOVLW | 0x87          | ;Make PORTD<7:0> &      |
| MOVWF | LCDSE         | ;PORTE<6:0> LCD pins    |
|       |               | ; configure rest of LCD |
|       |               |                         |

#### FIGURE 13-12:LCDSE REGISTER (ADDRESS 10Dh)

| R/W-1        | R/W-1  | R/W-1   | R/W-1                                | R/W-1  | R/W-1   | R/W-1 | R/W-1 |  |  |  |  |  |  |
|--------------|--|---|--------------------------------------|--|---------|-------|-------|--|--|--|--|--|--|
| SE29<br>bit7 | SE27   | SE20  | SE0<br>bit0                          | R =Readable bit<br>W =Writable bit<br>U =Unimplemented bit,<br>Read as '0'<br>-n =Value at POR reset |         |       |       |  |  |  |  |  |  |
| bit 7:       | SE29: Pin function select RD7/COM1/SEG31 - RD5/COM3/SEG29<br>1 = pins have LCD drive function<br>0 = pins have digital Input function<br>The LMUX1:LMUX0 setting takes precedence over the LCDSE register. |   |                                      |  |         |       |       |  |  |  |  |  |  |
| bit 6:       | <b>SE27</b> : Pin for<br>1 = pins hav<br>0 = pins hav  | SE27: Pin function select RG7/SEG28 and RE7/SEG27<br>1 = pins have LCD drive function<br>0 = pins have digital Input function |                                      |  |         |       |       |  |  |  |  |  |  |
| bit 5:       | <b>SE20</b> : Pin for<br>1 = pins hav<br>0 = pins hav  | unction sel<br>/e LCD dri<br>/e digital Ir  | ect RG6<br>ve function               | /SEG26 -<br>ח<br>on  | RG0/SE  | G20   |       |  |  |  |  |  |  |
| bit 4:       | <b>SE16</b> : Pin for<br>1 = pins hav<br>0 = pins hav  | unction sel<br>/e LCD dri<br>/e digital Ir  | ect RF7<br>ve function               | /SEG19 -<br>n<br>on  | RF4/SEC | 916   |       |  |  |  |  |  |  |
| bit 3:       | <b>SE12</b> : Pin for<br>1 = pins hav<br>0 = pins hav  | unction sel<br>/e LCD dri<br>/e digital Ir  | ect RF3<br>ve function               | /SEG15 -<br>n<br>on  | RF0/SEC | G12   |       |  |  |  |  |  |  |
| bit 2:       | <b>SE9</b> : Pin for<br>1 = pins hav<br>0 = pins hav   | unction sel<br>/e LCD dri<br>/e digital Ir  | ect RE6<br>ve functior               | /SEG11 -<br>า<br>on  | RE4/SE  | G09   |       |  |  |  |  |  |  |
| bit 1:       | <b>SE5</b> : Pin function select RE3/SEG08 - RE0/SEG05<br>1 = pins have LCD drive function<br>0 = pins have digital Input function   |   |                                      |  |         |       |       |  |  |  |  |  |  |
| bit 0:       | <b>SE0</b> : Pin for $1 = pins have 0 = pins have 0$   | unction sel<br>ve LCD dri<br>ve digital I/  | ect RD4<br>ve functior<br>O function | /SEG04 -<br>n  | RD0/SE  | G00   |       |  |  |  |  |  |  |

## 14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16CXXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit serial programming

The PIC16CXXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

#### 14.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

#### FIGURE 14-1: CONFIGURATION WORD

| CP1                    | CP0   | CP1                                   | CP0                            | CP1               | CP0     | _       | _       | CP1    | CP0     | PWRTE     | WDTE    | FOSC1   | FOSC0     | Register:  | CONFIG |
|------------------------|---|---------------------------------------|--------------------------------|-------------------|---------|---------|---------|--------|---------|-----------|---------|---------|-----------|------------|--------|
| bit13                  |   | •                                     |                                |                   |         |         |         |        |         |           |         |         | bit0      | Address    | 2007h  |
| bit 13<br>5-<br>bit 6: | <ul> <li>bit 13-8 CP1:CP0 Code protection bits <sup>(1)</sup></li> <li>5-4: 11 = Code protection off</li> <li>10 = Upper half of program memory code protected</li> <li>01 = Upper 3/4 of program memory code protected</li> <li>00 = All memory is code protected</li> </ul> |                                       |                                |                   |         |         |         |        |         |           |         |         |           |            |        |
| bit 3:                 | <b>Drimplemented:</b> Read as 11 <b>PWRTE:</b> Power-up Timer Enable bit         1 = PWRT disabled         0 = PWRT enabled   |                                       |                                |                   |         |         |         |        |         |           |         |         |           |            |        |
| bit 2:                 | <b>WI</b><br>1 =<br>0 =   | <b>DTE</b> : Wa<br>= WDT e<br>= WDT c | atchdog<br>enablec<br>disablec | g Timer<br>I<br>d | Enable  | bit     |         |        |         |           |         |         |           |            |        |
| bit 1-(                | -0: FOSC1:FOSC0: Oscillator Selection bits<br>11 = RC oscillator<br>10 = HS oscillator<br>01 = XT oscillator<br>00 = LP oscillator  |                                       |                                |                   |         |         |         |        |         |           |         |         |           |            |        |
| Note                   | 1: All  | of the (                              | CP1:CF                         | 90 bits h         | nave to | be give | n the s | ame va | alue to | enable th | ne code | protect | ion schei | me listed. |        |

#### 17.1 DC Characteristics:

#### PIC16C923/924-04 (Commercial, Industrial) PIC16C923/924-08 (Commercial, Industrial)

| DC | CHARACT  | FRISTICS |  |
|----|----------|----------|--|
| 20 | OTIANAOT |          |  |

Standard Operating Conditions (unless otherwise stated) Operating temperature  $-40^{\circ}C \leq TA \leq +85^{\circ}C$  for industrial and

 $0^{\circ}C \leq TA \leq +70^{\circ}C$  for commercial

| Param | Characteristic   | Sym     | Min  | Тур† | Max | Units | Conditions  |
|-------|--|---------|------|------|-----|-------|---|
| NO.   |  |         |      |      |     |       |   |
| D001  | Supply Voltage   | Vdd     | 4.0  | -    | 6.0 | V     | XT, RC and LP osc configuration   |
| D001A |  |         | 4.5  | -    | 5.5 | V     | HS osc configuration  |
| D002* | RAM Data Retention<br>Voltage (Note 1)                           | Vdr     | -    | 1.5  | -   | V     |   |
| D003  | VDD start voltage to<br>ensure internal<br>Power-on Reset signal | VPOR    | -    | Vss  | -   | V     | See Power-on Reset section for details  |
| D004* | VDD rise rate to ensure<br>internal Power-on<br>Reset signal     | SVDD    | 0.05 | -    | -   | V/ms  | (Note 6) See Power-on Reset section for details                                       |
| D010  | Supply Current (Note 2)  | IDD     | -    | 2.7  | 5   | mA    | XT and RC osc configuration<br>FOSC = $4 \text{ MHz}$ , VDD = $5.5 \text{V}$ (Note 4) |
| D011  |  |         | -    | 22.5 | 48  | μA    | LP osc configuration,<br>Fosc = 32  kHz Vpp = 4 0V                                    |
| D012  |  |         | -    | 3.5  | 7   | mA    | HS osc configuration<br>FOSC = 8 MHz, VDD = $5.5V$                                    |
| D020  | Power-down Current<br>(Note 3)                                   | IPD     | -    | 1.5  | 21  | μA    | VDD = 4.0V  |
|       | Module Differential Cur-<br>rent (Note 5)                        |         |      |      |     |       |   |
| D021  | Watchdog Timer   | ∆IWDT   | -    | 6.0  | 20  | μA    | VDD = 4.0V  |
| D022* | LCD Voltage Generation<br>w/internal RC osc<br>enabled           | AILCDRC | -    | 40   | 55  | μA    | VDD = 4.0V (Note 7)   |
| D024* | LCD Voltage Generation<br>w/Timer1 @ 32.768 kHz                  | ∆ILCDT1 | -    | 33   | 60  | μA    | VDD = 4.0V (Note 7)   |
| D025* | Timer1 oscillator  | ∆IT1osc | -    | 10.6 | 17  | μA    | VDD = 4.0V  |
| D026* | A/D Converter  | ΔIAD    | -    | 1.0  | -   | μA    | A/D on, not converting  |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD  $\overline{MCLR}$  = VDD.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: PWRT must be enabled for slow ramps.

7:  $\Delta$ ILCDT1 and  $\Delta$ ILCDRC includes the current consumed by the LCD Module and the voltage generation circuitry. This does not include current dissipated by the LCD panel.





|--|

| Parameter No. | Sym      | Characteristic                                    |                         | Min        | Тур† | Max         | Units  | Conditions |
|---------------|----------|---|-------------------------|------------|------|-------------|--------|------------|
| 10*           | TosH2ckL | OSC1 <sup>↑</sup> to CLKOUT↓                      |                         |            | 75   | 200         | ns     | Note 1     |
| 11*           | TosH2ckH | OSC1↑ to CLKOUT↑                                  |                         |            | 75   | 200         | ns     | Note 1     |
| 12*           | TckR     | CLKOUT rise time                                  |                         | _          | 35   | 100         | ns     | Note 1     |
| 13*           | TckF     | CLKOUT fall time                                  |                         | —          | 35   | 100         | ns     | Note 1     |
| 14*           | TckL2ioV | CLKOUT $\downarrow$ to Port out valid             | k                       |            | -    | 0.5Tcy + 20 | ns     | Note 1     |
| 15*           | TioV2ckH | Port in valid before CLKOU                        | T ↑                     | Tosc + 200 | -    | _           | ns     | Note 1     |
| 16*           | TckH2iol | Port in hold after CLKOUT                         | 0                       | -          |      | ns          | Note 1 |            |
| 17*           | TosH2ioV | OSC1 <sup>↑</sup> (Q1 cycle) to<br>Port out valid |                         | _          | 50   | 150         | ns     |            |
| 18*           | TosH2iol | OSC1↑ (Q2 cycle) to                               | PIC16 <b>C</b> 923/924  | 100        | -    | -           | ns     |            |
|               |          | Port input invalid (I/O in hold time)             | PIC16 <b>LC</b> 923/924 | 200        | —    | _           | ns     |            |
| 19*           | TioV2osH | Port input valid to OSC11 (                       | I/O in setup time)      | 0          | -    | -           | ns     |            |
| 20*           | TioR     | Port output rise time                             | PIC16 <b>C</b> 923/924  | —          | 10   | 40          | ns     |            |
|               |          |   | PIC16LC923/924          | _          | —    | 80          | ns     |            |
| 21*           | TioF     | Port output fall time                             | PIC16 <b>C</b> 923/924  | _          | 10   | 40          | ns     |            |
|               |          |   | PIC16 <b>LC</b> 923/924 | —          | —    | 80          | ns     |            |
| 22††*         | Tinp     | INT pin high or low time                          |                         | TCY        | -    | _           | ns     |            |
| 23††*         | Trbp     | RB7:RB4 change INT high                           | or low time             | Тсү        | —    |             | ns     |            |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

| Param<br>No. | Sym                   | Characteristic  |                                    | Min             | Тур† | Max | Units | Conditions |
|--------------|-----------------------|---|------------------------------------|-----------------|------|-----|-------|------------|
| 70*          | TssL2scH,<br>TssL2scL | $\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input |                                    | Тсү             | —    |     | ns    |            |
| 71*          | TscH                  | SCK input high time (slave mode)                                      | Continuous                         | 1.25Tcy +<br>30 | —    | _   | ns    |            |
| 71A*         |                       |   | Single Byte                        | 40              | _    | _   | ns    |            |
| 72*          | TscL                  | SCK input low time (slave mode)                                       | Continuous                         | 1.25Tcy +<br>30 | —    | —   | ns    |            |
| 72A*         |                       |   | Single Byte                        | 40              |      |     |       |            |
| 73*          | TdiV2scH,<br>TdiV2scL | Setup time of SDI data input to SCK edge                              |                                    | 50              | —    | —   | ns    |            |
| 74*          | TscH2diL,<br>TscL2diL | Hold time of SDI data input to SCK edge                               |                                    | 50              | —    | —   | ns    |            |
| 75*          | TdoR                  | SDO data output rise time   |                                    | _               | 10   | 25  | ns    |            |
| 76*          | TdoF                  | SDO data output fall time   |                                    | —               | 10   | 25  | ns    |            |
| 77*          | TssH2doZ              | SS↑ to SDO output hi-impeda   | SS↑ to SDO output hi-impedance     |                 | —    | 50  | ns    |            |
| 78*          | TscR                  | SCK output rise time (master  | SCK output rise time (master mode) |                 | 10   | 25  | ns    |            |
| 79*          | TscF                  | SCK output fall time (master  | mode)                              |                 | 10   | 25  | ns    |            |
| 80*          | TscH2doV,<br>TscL2doV | SDO data output valid after SCK edge                                  |                                    | _               | _    | 50  | ns    |            |
| 81*          | TdoV2scH,<br>TdoV2scL | SDO data output setup to SCK edge                                     |                                    | Тсү             | —    | _   | ns    |            |
| 82*          | TssL2doV              | SDO data output valid after $\overline{SS}\downarrow$ edge            |                                    | _               | _    | 50  | ns    |            |
| 83*          | TscH2ssH,<br>TscL2ssH | SS ↑ after SCK edge   |                                    | 1.5Tcy + 40     | _    |     | ns    |            |
| 84*          | Tb2b                  | Delay between consecutive b   | oytes                              | 1.5Tcy + 40     | _    | _   | ns    |            |

#### **TABLE 17-9: SPI MODE REQUIREMENTS**

\* Characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 17-12:A/D CONVERTER CHARACTERISTICS: PIC16C924-04 (COMMERCIAL, INDUSTRIAL) PIC16LC924-04 (COMMERCIAL, INDUSTRIAL)

| Param<br>No. | Sym   | Characteristic                               |                     | Min       | Тур†       | Мах        | Units | Conditions  |
|--------------|-------|--|---------------------|-----------|------------|------------|-------|---|
| A01          | NR    | Resolution                                   |                     | _         | _          | 8-bits     | bit   | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$                |
| A02          | EABS  | Total Absolute error                         |                     | _         | —          | <±1        | LSb   | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$                |
| A03          | EIL   | Integral linearity error                     |                     | _         | _          | <±1        | LSb   | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$                |
| A04          | Edl   | Differential linearity error                 |                     | —         | _          | <±1        | LSb   | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$                |
| A05          | EFS   | Full scale error                             |                     | _         | _          | <±1        | LSb   | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$                |
| A06          | EOFF  | Offset error                                 |                     | _         | _          | <±1        | LSb   | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$                |
| A10          | —     | Monotonicity                                 |                     | —         | guaranteed | —          | —     | $VSS \le VAIN \le VREF$   |
| A20          | VREF  | Reference voltage                            |                     | 3.0V      | —          | Vdd + 0.3  | V     |   |
| A25          | VAIN  | Analog input voltage                         |                     | Vss - 0.3 | —          | Vref + 0.3 | V     |   |
| A30          | ZAIN  | Recommended impedar<br>analog voltage source | ice of              | —         | _          | 10.0       | kΩ    |   |
| A40          | IAD   | A/D conversion current                       | PIC16 <b>C</b> 924  | —         | 180        | _          | μΑ    | Average current consump-  |
|              | (VDD) | (VDD)  | PIC16 <b>LC</b> 924 | —         | 90         | —          | μA    | tion when A/D is on.<br>(Note 1)  |
| A50          | IREF  | EF VREF input current (Note 2)               |                     | 10        | _          | 1000       | μA    | During VAIN acquisition.<br>Based on differential of<br>VHOLD to VAIN to charge<br>CHOLD, see Section 12.1. |
|              |       |  |                     | -         | _          | 10         | μA    | During A/D Conversion cycle   |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.



FIGURE 18-16:TYPICAL IDD vs. FREQUENCY (RC MODE @ 100 pF, 25°C)





Data based on process characterization samples. See first page of this section for details.

#### TABLE 18-1: RC OSCILLATOR FREQUENCIES

| Cext   | Port | Average      |        |
|--------|------|--------------|--------|
| Cext   | Rexi | Fosc @ 5V, 2 | 25°C   |
| 22 pF  | 5k   | 4.12 MHz     | ± 1.4% |
|        | 10k  | 2.35 MHz     | ± 1.4% |
|        | 100k | 268 kHz      | ± 1.1% |
| 100 pF | 3.3k | 1.80 MHz     | ± 1.0% |
|        | 5k   | 1.27 MHz     | ± 1.0% |
|        | 10k  | 688 kHz      | ± 1.2% |
|        | 100k | 77.2 kHz     | ± 1.0% |
| 300 pF | 3.3k | 707 kHz      | ± 1.4% |
|        | 5k   | 501 kHz      | ± 1.2% |
|        | 10k  | 269 kHz      | ± 1.6% |
|        | 100k | 28.3 kHz     | ± 1.1% |

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is  $\pm 3$  standard deviation from average value for VDD = 5V.

#### FIGURE 18-20:TRANSCONDUCTANCE(gm) OF HS OSCILLATOR vs. VDD



#### FIGURE 18-21:TRANSCONDUCTANCE(gm) OF LP OSCILLATOR vs. VDD



#### FIGURE 18-22:TRANSCONDUCTANCE(gm) OF XT OSCILLATOR vs. VDD



Data based on process characterization samples. See first page of this section for details.

#### 19.3 68-Lead Plastic Leaded Chip Carrier (Square)



| Package Group: Plastic Leaded Chip Carrier (PLCC) |             |        |           |       |        |           |  |  |
|---|-------------|--------|-----------|-------|--------|-----------|--|--|
|   | Millimeters |        |           |       | Inches |           |  |  |
| Symbol  | Min         | Max    | Notes     | Min   | Мах    | Notes     |  |  |
| А   | 4.191       | 4.699  |           | 0.165 | 0.185  |           |  |  |
| A1  | 2.286       | 2.794  |           | 0.090 | 0.110  |           |  |  |
| D   | 25.019      | 25.273 |           | 0.985 | 0.995  |           |  |  |
| D1  | 24.130      | 24.334 |           | 0.950 | 0.958  |           |  |  |
| D2  | 22.860      | 23.622 |           | 0.900 | 0.930  |           |  |  |
| D3  | 20.320      | -      | Reference | 0.800 | -      | Reference |  |  |
| Е   | 25.019      | 25.273 |           | 0.985 | 0.995  |           |  |  |
| E1  | 24.130      | 24.334 |           | 0.950 | 0.958  |           |  |  |
| E2  | 22.860      | 23.622 |           | 0.900 | 0.930  |           |  |  |
| E3  | 20.320      | -      | Reference | 0.800 | -      | Reference |  |  |
| N   | 68          | -      |           | 68    | -      |           |  |  |
| CP  | -           | 0.102  |           | -     | 0.004  |           |  |  |
| LT  | 0.203       | 0.254  |           | 0.008 | 0.010  |           |  |  |

#### 19.4 Package Marking Information



| Legend: | MMM                                      | Microchip part number information  |
|---------|--|--|
|         | XXX                                      | Customer specific information*   |
|         | AA                                       | Year code (last 2 digits of calender year)   |
|         | BB                                       | Week code (week of January 1 is week '01')   |
|         | С  | Facility code of the plant at which wafer is manufactured.<br>C = Chandler, Arizona, U.S.A.<br>S = Tempe, Arizona, U.S.A.  |
|         | D <sub>1</sub>                           | Mask revision number for microcontroller   |
|         | E  | Assembly code of the plant or country of origin in which part was assembled.   |
| Note:   | In the eve<br>line, it will<br>available | nt the full Microchip part number cannot be marked on one<br>be carried over to the next line thus limiting the number of<br>characters for customer specific information. |
|         |  |  |

Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

## List of Equations And Examples

| Example 3-1:   | Instruction Pipeline Flow15                  |
|----------------|--|
| Example 4-1:   | Call of a Subroutine in Page 1 from Page 030 |
| Example 4-2:   | Indirect Addressing                          |
| Example 5-1:   | Initializing PORTA                           |
| Example 5-2:   | Initializing PORTB                           |
| Example 5-3:   | Initializing PORTC                           |
| Example 5-4:   | Initializing PORTD                           |
| Example 5-5:   | Initializing PORTE                           |
| Example 5-6:   | Initializing PORTF                           |
| Example 5-7:   | Initializing PORTG 40                        |
| Example 5-8:   | Read-Modify-Write Instructions on an         |
|                | I/O Port                                     |
| Example 7-1:   | Changing Prescaler (Timer0→WDT)49            |
| Example 7-2:   | Changing Prescaler (WDT→Timer0)49            |
| Example 8-1:   | Reading a 16-bit Free-Running Timer 53       |
| Example 10-1:  | Changing Between Capture Prescalers 58       |
| Example 10-2:  | PWM Period and Duty Cycle Calculation 60     |
| Example 11-1:  | Loading the SSPBUF (SSPSR) Register 65       |
| Equation 12-1: | A/D Minimum Charging Time82                  |
| Example 12-1:  | Calculating the Minimum Required             |
|                | Sample Time82                                |
| Example 12-2:  | Doing an A/D Conversion                      |
| Example 12-3:  | 4-bit vs. 8-bit Conversion Times             |
| Example 13-1:  | Static MUX with 32 Segments 100              |
| Example 13-2:  | 1/3 MUX with 13 Segments 100                 |
| Example 14-1:  | Saving STATUS, W, and PCLATH                 |
|                | Registers in RAM115                          |

## List of Figures

| Figure 3-1:  | PIC16C923 Block Diagram                    | . 10 |
|--------------|--|------|
| Figure 3-2:  | PIC16C924 Block Diagram                    | . 11 |
| Figure 3-3:  | Clock/Instruction Cycle                    | . 15 |
| Figure 4-1:  | Program Memory Map and Stack               | . 17 |
| Figure 4-2:  | Register File Map                          | . 18 |
| Figure 4-3:  | Status Register (Address 03h, 83h, 103h,   |      |
|              | 183h)                                      | . 23 |
| Figure 4-4:  | OPTION Register (Address 81h, 181h)        | . 24 |
| Figure 4-5:  | INTCON Register (Address 0Bh, 8Bh,         |      |
|              | 10Bh, 18Bh)                                | . 25 |
| Figure 4-6:  | PIE1 Register (Address 8Ch)                | . 26 |
| Figure 4-7:  | PIR1 Register (Address 0Ch)                | . 27 |
| Figure 4-8:  | PCON Register (Address 8Eh)                | . 28 |
| Figure 4-9:  | Loading of PC In Different Situations      | . 29 |
| Figure 4-10: | Direct/Indirect Addressing                 | . 30 |
| Figure 5-1:  | Block Diagram of pins RA3:RA0 and RA5.     | . 31 |
| Figure 5-2:  | Block Diagram of RA4/T0CKI Pin             | . 31 |
| Figure 5-3:  | Block Diagram of RB3:RB0 Pins              | . 33 |
| Figure 5-4:  | Block Diagram of RB7:RB4 Pins              | . 33 |
| Figure 5-5:  | PORTC Block Diagram (Peripheral Output     |      |
|              | Override)                                  | . 35 |
| Figure 5-6:  | PORTD<4:0> Block Diagram                   | . 36 |
| Figure 5-7:  | PORTD<7:5> Block Diagram                   | . 37 |
| Figure 5-8:  | PORTE Block Diagram                        | . 38 |
| Figure 5-9:  | PORTF Block Diagram                        | . 39 |
| Figure 5-10: | PORTG Block Diagram                        | . 40 |
| Figure 5-11: | Successive I/O Operation                   | . 41 |
| Figure 7-1:  | Timer0 Block Diagram                       | . 45 |
| Figure 7-2:  | Timer0 Timing: Internal Clock/No Prescale  | 45   |
| Figure 7-3:  | Timer0 Timing: Internal Clock/Prescale 1:2 | 46   |
| Figure 7-4:  | Timer0 Interrupt Timing                    | . 46 |
| Figure 7-5:  | Timer0 Timing with External Clock          | . 47 |
| Figure 7-6:  | Block Diagram of the Timer0/WDT            |      |
|              | Prescaler                                  | . 48 |
|              |  |      |

| Figure 8-1:    | T1CON: Timer1 Control Register (Address                |        |
|----------------|--|--------|
|                | 10h)5  | 1      |
| Figure 8-2:    | Timer1 Block Diagram52                                 | 2      |
| Figure 9-1:    | Timer2 Block Diagram5                                  | 5      |
| Figure 9-2:    | T2CON: Timer2 Control Register (Address                | 5      |
| Figure 10-1    | CCP1CON Register (Address 17b) 5                       | э<br>7 |
| Figure 10-1.   | Conture Mode Operation Block Diagram                   | /<br>0 |
| Figure 10-2.   | Compare Mode Operation Block Diagram                   | 0      |
| Figure 10-3.   | Compare Mode Operation Block Diagram                   | 0<br>0 |
| Figure 10-4:   |  | 9      |
| Figure 10-5:   |  | 9      |
| Figure 11-1:   | (Address 94b)  | ঽ      |
| Figure 11-2    | SSPCON: Sync Serial Port Control Register              | 0      |
| riguio i i 2.  | (Address 14b)  | л      |
| Figure 11-3    | SSP Block Diagram (SPI Mode)                           | 5      |
| Figure 11-5.   | SDI Mostor/Slove Connection                            | 6<br>6 |
| Figure 11-4.   | CDI Made Timing Master Made                            | 0<br>7 |
| Figure 11-5:   | SPI Mode Timing, Master Mode                           | 1      |
| Figure 11-6:   | SPI Mode Timing  | _      |
|                | (Slave Mode With $CKE = 0$ )6                          | 1      |
| Figure 11-7:   | SPI Mode Timing  | _      |
|                | (Slave Mode With CKE = 1)68                            | 8      |
| Figure 11-8:   | Start and Stop Conditions69                            | 9      |
| Figure 11-9:   | 7-bit Address Format7                                  | 0      |
| Figure 11-10:  | I <sup>2</sup> C 10-bit Address Format70               | 0      |
| Figure 11-11:  | Slave-receiver Acknowledge70                           | 0      |
| Figure 11-12:  | Data Transfer Wait State70                             | 0      |
| Figure 11-13:  | Master-transmitter Sequence                            | 1      |
| Figure 11-14:  | Master-receiver Sequence7                              | 1      |
| Figure 11-15:  | Combined Format  | 1      |
| Figure 11-16:  | Multi-master Arbitration                               |        |
| g              | (Two Masters) 7'                                       | 2      |
| Figure 11-17   | Clock Synchronization 7                                | 2      |
| Figure 11-18:  | SSP Block Diagram                                      | -      |
| riguie rielo.  | $(l^2 C Mode)$ 7                                       | 2      |
| Figure 11 10:  | (1°C Woveforms for Reception                           | 5      |
| Figure 11-19.  | (Z bit Address)  | 5      |
| Figure 11 20   | (7-bit Address)  | 5      |
| Figure 11-20:  | (Z bit Address)  | ~      |
| <b>E</b> '     | (7-bit Address)  | 6      |
| Figure 11-21:  | Operation of the I <sup>2</sup> C Module in IDLE_MODE, | _      |
|                | RCV_MODE or XMI1_MODE                                  | 8      |
| Figure 12-1:   | ADCON0 Register (Address 1Fh)79                        | 9      |
| Figure 12-2:   | ADCON1 Register (Address 9Fh)80                        | 0      |
| Figure 12-3:   | A/D Block Diagram8                                     | 1      |
| Figure 12-4:   | Analog Input Model82                                   | 2      |
| Figure 12-5:   | A/D Transfer Function8                                 | 7      |
| Figure 12-6:   | Flowchart of A/D Operation8                            | 8      |
| Figure 13-1:   | LCDCON Register (Address 10Fh)89                       | 9      |
| Figure 13-2:   | LCD Module Block Diagram9                              | 0      |
| Figure 13-3:   | LCDPS Register (Address 10Eh)90                        | 0      |
| Figure 13-4:   | Waveforms in Static Drive9                             | 1      |
| Figure 13-5:   | Waveforms in 1/2 MUX, 1/3 Bias Drive92                 | 2      |
| Figure 13-6:   | Waveforms in 1/3 MUX, 1/3 Bias93                       | 3      |
| Figure 13-7:   | Waveforms in 1/4 MUX, 1/3 Bias                         | 4      |
| Figure 13-8:   | LCD Clock Generation                                   | 5      |
| Figure 13-9:   | Example Waveforms in 1/4 MUX Drive 9                   | 7      |
| Figure 13-10   | Generic I CDD Register Lavout                          | 8      |
| Figure 13-11   | Sleep Entry/exit When SI PEN = 1 or                    | Č      |
| . iguio 10-11. | $CS1 \cdot CS0 = 00$                                   | ٥      |
| Figure 12 12:  | LCDSE Register (Address 10Db) 10                       | 9<br>0 |
| Figure 13-12:  | Charge Pump and Posister Lodder 40                     | 1      |
| Figure 13-13:  | Configuration Word                                     | 1<br>2 |
|                | Configuration word                                     | 3      |
| rigure 14-2:   | Crystal/Ceramic Resonator Operation                    |        |
|                |  |        |
|                | (HS, XT or LP OSC Configuration)                       | 4      |
| Figure 14-3:   | (HS, XT or LP OSC Configuration)                       | 4      |