



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	8MHz
Connectivity	I ² C, SPI
Peripherals	LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	176 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c924-08i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.0 PORTS

Some pins for these ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Register

The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All RA pins have data direction bits (TRISA register) which can configure these pins as output or input.

Setting a bit in the TRISA register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin.

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.

For the PIC16C924 only, other PORTA pins are multiplexed with analog inputs and the analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 5-1: INITIALIZING PORTA

BCF BCF	STATUS , STATUS ,		Select Bank0
CLRF	PORTA	;	Initialize PORTA
BSF	STATUS,	RPO #	
MOVLW	0xCF	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs
		;	RA<7:6> are always
		;	read as '0'.

FIGURE 5-1: BLOCK DIAGRAM OF PINS RA3:RA0 AND RA5





FIGURE 5-2: BLOCK DIAGRAM OF RA4/T0CKI PIN



NOTES:





FIGURE 7-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

FIGURE 7-4: **TIMER0 INTERRUPT TIMING**



8.3 <u>Timer1 Operation in Asynchronous</u> <u>Counter Mode</u>

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read-from or write-to the Timer1 register pair (TMR1H:TMR1L) (Section 8.3.2).

In asynchronous counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

8.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit $\overline{T1SYNC}$ is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high time and low time requirements, as specified in timing parameters 45, 46, and 47.

8.3.2 READING AND WRITING TMR1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running, from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 8-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

EXAMPLE 8-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
  MOVE
         TMR1H, W ;Read high byte
  MOVWF TMPH
                   ;
  MOVF
         TMR1L, W ;Read low byte
  MOVWE TMPL
                   ;
  MOVF
         TMR1H, W ;Read high byte
         TMPH, W ;Sub 1st read
  SUBWF
                   ; with 2nd read
  BTFSC STATUS,Z ;Is result = 0
        CONTINUE ;Good 16-bit read
  GOTO
; TMR1L may have rolled over between the read
 of the high and low bytes. Reading the high
;
 and low bytes now will read a good value.
;
  MOVF
         TMR1H, W ;Read high byte
  MOVWF
         TMPH
         TMR1L, W ;Read low byte
  MOVE
  MOVWF TMPL
                   ;
; Re-enable the Interrupt (if required)
                   ;Continue with your code
CONTINUE
```

8.4 <u>Timer1 Oscillator</u>

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 8-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 8-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	100 kHz	15 pF	15 pF		
	200 kHz	15 pF			
These v	alues are for o	design guidan	ce only.		
Crystals Tested:					
32.768 kHz	Epson C-001R32.768K-A ± 20 PPM				
100 kHz	Epson C-2 100.00 KC-P ± 20 PPM				
200 kHz	STD XTL 200.000 kHz ± 20 PPM				
 Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time. 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. 					

Γ

FIGURE 11-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset
bit 7:	WCOL: We 1 = The SS (must be c 0 = No col	SPBUF reg	jister is w		e it is still ti	ransmitting	the previo	us word
bit 6:	SSPOV: R	eceive Ov	erflow Ind	icator bit				
	the data in if only tran	byte is rece SSPSR is smitting da tion (and t	lost. Ove ata, to avo	rflow can c oid setting	only occur overflow.	in slave mo In master i	ode. The us	revious data. In case of overflov er must read the SSPBUF, eve werflow bit is not set since eac egister.
	$\frac{\ln I^2 C \mod}{1 = A \text{ byte}}$ in transmit 0 = No over	is received mode. SS						ous byte. SSPOV is a "don't care
bit 5:	SSPEN: S	ynchronou	s Serial F	ort Enable	e bit			
	$0 = \text{Disable}$ $\frac{\ln l^2 C \mod l}{l + l^2}$	es serial po es serial p <u>de</u> es the seria	ort and co al port and	nfigures th configure	nese pins	as I/O port	pins as sei	rt pins rial port pins
bit 4:	CKP : Cloc In SPI mod 1 = Idle sta 0 = Idle sta In I^2 C mod SCK relea	k Polarity S de ate for cloc ate for cloc de se control	Select bit k is a higł	n level	s must be	properly c	onfigured a	is input or output.
	1 = Enable 0 = Holds		clock stra	tch) (Llead	to onsure	, data sotu	n time)	
bit 3-0:	SSPM3:S3 0000 = SP 0001 = SP 0010 = SP 0100 = SP 0100 = SP 0101 = SP 0110 = I ² C 0111 = I ² C	SPM0: Syr Pl master m Pl master m Pl master m Pl master m Pl slave mo Cl slave mo Cl slave mo Cl slave mo Cl slave mo Cl slave mo	achronous node, cloc node, cloc node, cloc de, clock de, clock de, clock de, 7-bit a de, 10-bit controlle de, 7-bit a	Serial Pol k = Fosc/4 k = Fosc/6 k = TMR2 = SCK pin = SCK pin ddress address d master n ddress wit	rt Mode Si 4 16 54 . SS pin ci . SS pin ci node (slav th start an	elect bits ontrol enal ontrol disa re idle) d stop bit i	bled. bled. SS ca	

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and \overline{SS} could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-4 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the firmware protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set.

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-5, Figure 11-6, and Figure 11-7 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 8 MHz) of 2 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.




FIGURE 11-4: SPI MASTER/SLAVE CONNECTION


11.2.4 MULTI-MASTER

The I^2C protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

11.2.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure 11-16), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

FIGURE 11-16: MULTI-MASTER ARBITRATION (TWO MASTERS)



Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:


- A repeated START condition
- A STOP condition and a data bit
- A repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

11.2.4.2 Clock Synchronization

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high wait-state, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure 11-17.

FIGURE 11-17: CLOCK SYNCHRONIZATION



11.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this \overline{ACK} pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 11-3 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I^2C specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.

11.3.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The

address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 11-10). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

	its as Data is Received			Set bit SSPIF
BF	SSPOV	$SSPSR \to SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	No	No	Yes

TABLE 11-3: DATA TRANSFER RECEIVED BYTE ACTIONS

11.3.2 MASTER MODE

Master mode of operation is supported, in firmware, using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP and START bits will toggle based on the start and stop conditions. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle with both the S and P bits clear.

In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master and slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

11.3.3 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP and START bits will toggle based on the start and stop conditions. Control of the I^2C bus may be taken when bit P (SSP-STAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, they are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	LCDIF	ADIF ⁽¹⁾	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	00 0000
8Ch	PIE1	LCDIE	ADIE ⁽¹⁾	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	00 0000	00 0000
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register						xxxx xxxx	uuuu uuuu		
93h	SSPADD	Synchronous	s Serial Po	rt (I ² C mod	e) Address	Register				0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC — PORTC Data Direction Control Register					11 1111	11 1111				

TABLE 11-4: REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by SSP in l^2C mode. Note 1: Bits ADIE and ADIF are reserved on the PIC16C923, always maintain these bits clear.

12.4.1 FASTER CONVERSION - LOWER RESOLUTION TRADE-OFF

Not all applications require a result with 8-bits of resolution, but may instead require a faster conversion time. The A/D module allows users to make the trade-off of conversion speed to resolution. Regardless of the resolution required, the acquisition time is the same. To speed up the conversion, the clock source of the A/D module may be switched so that the TAD time violates the minimum specified time (see the applicable electrical specification). Once the TAD time violates the minimum specified time, all the following A/D result bits are not valid (see A/D Conversion Timing in the Electrical Specifications section.) The clock sources may only be switched between the three oscillator versions (cannot be switched from/to RC). The equation to determine the time before the oscillator can be switched is as follows:

Conversion time = $2TAD + N \cdot TAD + (8 - N)(2TOSC)$ Where: N = number of bits of resolution required. Since the TAD is based from the device oscillator, the user must use some method (a timer, software loop, etc.) to determine when the A/D oscillator may be changed. Example 12-3 shows a comparison of time required for a conversion with 4-bits of resolution, versus the 8-bit resolution conversion. The example is for devices operating at 8 MHz (The A/D clock is programmed for 32Tosc), and assumes that immediately after 6TAD, the A/D clock is programmed for 2Tosc.

The 2Tosc violates the minimum TAD time, therefore the last 4-bits will not be converted to correct values.


EXAMPLE 12-3: 4-BIT vs. 8-BIT CONVERSION TIMES

	- (111)	Resolution		
	Freq. (MHz)	4-bit	8-bit	
TAD	8	1.6 μs	1.6 μs	
Tosc	8	12.5 ns	125 ns	
2TAD + N • TAD + (8 - N)(2TOSC)	8	10.6 μs	16 μs	

13.2 LCD Interrupts

The LCD timing generation provides an interrupt that defines the LCD frame timing. This interrupt can be used to coordinate the writing of the pixel data with the start of a new frame. Writing pixel data at the frame boundary allows a visually crisp transition of the image. This interrupt can also be used to synchronize external events to the LCD. For example, the interface to an external segment driver, such as a Microchip AY0438, can be synchronized for segment data update to the LCD frame. A new frame is defined to begin at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a certain fixed time before the frame boundary as shown in Figure 13-9. The LCD controller will begin to access data for the next frame within TFWR after the interrupt.





13.4 Operation During Sleep

The LCD module can operate during sleep. The selection is controlled by bit SLPEN (LCDCON<6>). Setting the SLPEN bit allows the LCD module to go to sleep. Clearing the SLPEN bit allows the module to continue to operate during sleep.

If a SLEEP instruction is executed and SLPEN = '1', the LCD module will cease all functions and go into a very low current consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 13-11 shows this operation. To ensure that the LCD completes the frame, the SLEEP instruction should be executed immediately after a LCD frame boundary.

The LCD interrupt can be used to determine the frame boundary. See Section 13.2 for the formulas to calculate the delay.

If a SLEEP instruction is executed and SLPEN = '0', the module will continue to display the current contents of the LCDD registers. To allow the module to continue operation while in sleep, the clock source must be either the internal RC oscillator or Timer1 external oscillator. While in sleep, the LCD data cannot be changed. The LCD module current consumption will not decrease in this mode, however the overall consumption of the device will be lower due to shutdown of the core and other peripheral functions.

Note: The internal RC oscillator or external Timer1 oscillator must be used to operate the LCD module during sleep.




FIGURE 13-11:SLEEP ENTRY/EXIT WHEN SLPEN = 1 OR CS1:CS0 = 00

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES


The PIC16CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

14.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-2). The PIC16CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 14-3).

FIGURE 14-2: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



See Table 14-1 and Table 14-2 for recommended values of C1 and C2.

Note 1: A series resistor may be required for AT strip cut crystals.

FIGURE 14-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 14-1: CERAMIC RESONATORS

lz 15 lz 15	OSC1 - 100 pF - 68 pF - 68 pF	OSC2 68 - 100 pF 15 - 68 pF 15 - 68 pF			
lz 15 lz 15	- 68 pF	15 - 68 pF			
z 15	•				
	- 68 pF	15 - 68 pF			
- 40					
lz 10	- 68 pF	10 - 68 pF			
These values are for design guidance only. See notes at bottom of page.					
Resonators Used:					
Panasonic EFO-A455K04B ± 0.3%					
Murata Erie CSA2.00MG ± 0.5%					
Murata Erie CSA4.00MG ± 0.5%					
Erie CSA	8.00MT	± 0.5%			
	es are for d om of page : Dnic EFO-/ Erie CSA	es are for design guidar om of page. : pnic EFO-A455K04B Erie CSA2.00MG			

All resonators used did not have built-in capacitors.

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF

These values are for design guidance only. See notes at bottom of page.

Crystals Used				
32 kHz	Epson C-001R32.768K-A	± 20 PPM		
200 kHz	STD XTL 200.000KHz	± 20 PPM		
1 MHz	ECS ECS-10-13-1	± 50 PPM		
4 MHz	ECS ECS-40-20-1	± 50 PPM		
8 MHz	EPSON CA-301 8.000M-C	± 30 PPM		

Note 1: Recommended values of C1 and C2 are identical to the ranges tested (Table 14-1).

- 2: Higher capacitance increases the stability of oscillator but also increases the start-up time.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification.

RLF	Rotate Left f through Carry	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below	Operation:	See description below
Status Affected:	С	Status Affected:	С
Encoding:	00 1101 dfff ffff	Encoding:	00 1100 dfff ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4
	Decode Read register 'f' Process data Write to destination		Decode Read register 'f' Process Write to destination
Example	RLF REG1,0	Example	RRF REG1,0
	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$		$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$

SLEEP		SUBLW	Subtract W from Literal		
Syntax:	[label] SLEEP	Syntax:	[label] SUBLW k		
Operands:	None	Operands:	$0 \le k \le 255$		
Operation:	$00h \rightarrow WDT$,	Operation:	$k \text{ - } (W) \to (W)$		
	$0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$,	Status Affected:	C, DC, Z		
	$0 \rightarrow \overline{PD}$	Encoding:	11 110x kkkk kkkk		
Status Affected: Encoding:	TO, PD 00 0000 0110 0011	Description:	The W register is subtracted (2's comple- ment method) from the eight bit literal 'k'. The result is placed in the W register.		
Description:	The power-down status bit, PD is	Words:	1		
	cleared. Time-out status bit, TO is set. Watchdog Timer and its pres-	Cycles:	1		
	caler are cleared. The processor is put into SLEEP	Q Cycle Activity:	Q1 Q2 Q3 Q4		
	mode with the oscillator stopped. See Section 14.8 for more details.		Decode Read Process Write to W		
Words:	1				
Cycles:	1	Example 1:	SUBLW 0x02		
Q Cycle Activity:	Q1 Q2 Q3 Q4		Before Instruction		
	Decode No- No- Go to Operation Operation Sleep		W = 1 $C = ?$ $Z = ?$		
Example:	SLEEP		After Instruction		
Example.	SLEEP		W = 1 C = 1; result is positive Z = 0		
		Example 2:	Before Instruction		
			W = 2 C = ? Z = ?		
			After Instruction		
			W = 0 C = 1; result is zero Z = 1		
		Example 3:	Before Instruction		
			W = 3 C = ? Z = ?		

After Instruction

17.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss	0V to +14V
Voltage on RA4 with respect to Vss	0V to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	10 mA
Maximum output current sourced by any I/O pin	10 mA
Maximum current sunk by all Ports combined	200 mA
Maximum current sourced by all Ports combined	200 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD	- VOH) x IOH} + Σ (VOI x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C923-04 PIC16C924-04	PIC16C923-08 PIC16C924-08	PIC16LC923-04 PIC16LC924-04	CL Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.
хт	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 3.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 7 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 8 MHz max.	Do not use in HS mode	VDD: 4.5V to 5.5V IDD: 7 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 8 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 22.5 μA typ. at 32 kHz, 4.0V IPD: 1.5 μA typ. at 4.0V Freq: 200 kHz max.	Do not use in LP mode	VDD: 2.5V to 6.0V IDD: 30 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 30 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

TABLE 17-12:A/D CONVERTER CHARACTERISTICS: PIC16C924-04 (COMMERCIAL, INDUSTRIAL) PIC16LC924-04 (COMMERCIAL, INDUSTRIAL)

Param No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution		-	_	8-bits	bit	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A02	EABS			_	—	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A03	EIL	Integral linearity error		_	—	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A04	EDL	Differential linearity error		-	_	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A05	EFS	Full scale error		_	_	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A06	EOFF	Offset error		-	_	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A10	—	Monotonicity			guaranteed	—	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference voltage		3.0V	—	Vdd + 0.3	V	
A25	VAIN	Analog input voltage		Vss - 0.3	—	Vref + 0.3	V	
A30	ZAIN	Recommended impedan analog voltage source	ce of	_	_	10.0	kΩ	
A40	IAD	A/D conversion current	PIC16 C 924	_	180	—	μΑ	Average current consump-
		(VDD)	PIC16 LC 924	-	90	—	μΑ	tion when A/D is on. (Note 1)
A50	IREF	VREF input current (Note	2)	10	_	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 12.1.
				_	—	10	μA	During A/D Conversion cycle

* These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

NOTES:

19.2 64-Lead Plastic Dual In-line (750 mil)



		Package Gro	up: Plastic Dual	In-Line (PLA)		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	15°		0°	15°	
А	_	5.08		_	0.200	
A1	0.51	_		0.020	-	
A2	3.38	4.27		0.133	0.168	
В	0.38	0.56		0.015	0.022	
B1	.076	1.27	Typical	0.030	0.050	Typical
С	0.20	0.30	Typical	0.008	0.012	Typical
D	57.40	57.91		2.260	2.280	
D1	55.12	55.12	Reference	2.170	2.170	Reference
E	19.05	19.69		0.750	0.775	
E1	16.76	17.27		0.660	0.680	
e1	1.73	1.83	Typical	0.068	0.072	Typical
eA	19.05	19.05	Reference	0.750	0.750	Reference
eB	19.05	21.08		0.750	0.830	
L	3.05	3.43		0.120	0.135	
Ν	64	64		64	64	
S	1.19	-		0.047	_	
S1	0.686	_		0.027	-	

Direct Addressing	
E	
Electrical Characteristics	141
External Power-on Reset Circuit	112
F	
Family of Devices	
PIC16C9XX	6
FSR	108
FSR Register	
Fuzzy Logic Dev. System (fuzzyTECH®-MP)	139
G	
GIE	113
I	
I/O Ports	
Section	
I/O Programming Considerations	41
I ² C Addressing I ² C Devices	70
Addressing I ⁻ C Devices	
BF	
CKP	,
Clock Synchronization	72
Combined Format	
I ² C Overview	
Initiating and Terminating Data Transfer	
Master-Receiver Sequence Master-Transmitter Sequence	
Multi-master	
START	
STOP	69, 70
Transfer Acknowledge	
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator	
IDLE_MODE	78
In-Circuit Serial Programming	78 103, 118
	78 103, 118 108
In-Circuit Serial Programming	
In-Circuit Serial Programming INDF INDF Register	78 103, 118 108 1, 22, 30 30 15
In-Circuit Serial Programming INDF	
In-Circuit Serial Programming	$\begin{array}{c}78 \\ 103, 118 \\108 \\ 1, 22, 30 \\30 \\15 \\15 \\15 \\121 \\121 \\121 \\122 \\$
In-Circuit Serial Programming INDF	$\begin{array}{c}$
In-Circuit Serial Programming	$\begin{array}{c} & 78 \\ 103, 118 \\ & 108 \\ 1, 22, 30 \\ & 30 \\ & 15 \\ & 15 \\ & 15 \\ & 15 \\ & 121 \\ & 121 \\ & 121 \\ & 122 \\ & 122 \\ & 122 \\ & 122 \\ & 123 \\ & 124 \\ & 124 \\ & 125 \\ & 126 \\ & 126 \\ & 126 \\ & 127 \end{array}$
In-Circuit Serial Programming INDF	$\begin{array}{c}$
In-Circuit Serial Programming	$\begin{array}{c}$
In-Circuit Serial Programming INDF	$\begin{array}{c}$
In-Circuit Serial Programming	$\begin{array}{c}$
In-Circuit Serial Programming	$\begin{array}{c}$
In-Circuit Serial Programming	$\begin{array}{c}$

NOP	
OPTION	
RETFIE	
RETLW	-
	-
RETURN	
RLF	
RRF	133
SLEEP	134
SUBLW	134
SUBWF	-
SWAPF	
TRIS	
XORLW	
XORWF	136
Section	119
INT Interrupt	115
INTCON	
INTCON Register	
INTEDG	
INTEDG bit	
Inter-Integrated Circuit (I ² C)	63
Internal Sampling Switch (Rss) Impedance	
Interrupt Flag	113
Interrupts	103, 113
 RB7:RB4 Port Change	
IRP bit	
K	
KeeLoq® Evaluation and Programming Tools	139
<u>L</u>	
Loading of PC	
M	
MCLR	106, 108
Memory	
Data Memory	
Maps, PIC16C9XX	
•	
Program Memory	17
Program Memory MP-DriveWay™ - Application Code Generator	17 139
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C	17 139 139
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C	17 139 139
•	17 139 139
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O	17 139 139 vare 138
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices	17 139 139 vare 138
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE	17 139 139 vare 138 7 119
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION	
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION OPTION Register	
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION OPTION Register	
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION OPTION OPTION Register	
Program Memory MP-DriveWay™ - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION OPTION OPTION Register	
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION OPTION Register	17 139 139 139 139 138 7 119 109, 115 20, 22, 24
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION OPTION Register	
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION OPTION Register	17 139 139 139 139 149 109, 115 20, 22, 24 9 103 104, 107 104, 107
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPCODE OPTION OPTION Register	
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION OPTION Register	
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPCODE OPTION OPTION Register	
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPCODE OPTION Register	17 139 139 139 139 139 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 55
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION Register	
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION Register	17 139 139 139 139 149 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 107 25 29
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION Register	17 139 139 139 139 149 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 107 25 29 108 21, 22, 29
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION Register	17 139 139 139 139 149 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 107 25 29 108 21, 22, 29
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION Register	17 139 139 139 139 139 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 107 20, 22 104, 107 104, 107 108 108 108 109 109 109 109 109 109 109 109
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices	17 139 139 139 139 149 109, 115 20, 22, 24 103 104, 107 104, 107 109 109, 115 109 109, 115 109 109, 115 109 109 109 109 109 109 109 109
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION Register	17 139 139 vare 138 7 119 109, 115 20, 22, 24
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION Register	17 139 139 vare 138 7 119 109, 115 20, 22, 24
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPCODE OPTION Register	17 139 139 139 139 149 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 107 104, 107 104, 107 104, 107 104 20, 22, 29 108 21, 22, 29 109 21, 22, 29 21, 20 28 106, 108 106, 108 106, 108 106, 108 106, 108 106, 108 107 108 109 109 109 109 109 109 109 109
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPCODE OPTION Register	17 139 139 139 139 149 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 107 104, 107 104, 107 104, 107 104 20, 22, 29 108 21, 22, 29 109 21, 22, 29 109 21, 22, 29 109 21, 22, 29 109 21, 22, 29 109 21, 22, 29 109 21, 22, 29 21, 22, 29 22, 24 23, 29 24, 29 24, 29 25, 29 26, 29 27, 29 28, 29 29 20, 22, 29 20, 29 20, 29 20, 22, 29 20, 20 20, 20
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPTION Register	17 139 139 139 139 139 149 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 107 104, 107 104, 107 104, 107 104 29 108 21, 22, 29 109 21, 22, 29 109 21, 22, 29 109 21, 22, 29 109 21, 22, 39 21, 32 23 106, 108 23
Program Memory MP-DriveWay [™] - Application Code Generator MPLAB C MPLAB Integrated Development Environment Softw O One-Time-Programmable Devices OPCODE OPCODE OPTION Register	17 139 139 139 139 139 149 109, 115 20, 22, 24 103 104, 107 104, 107 104, 107 104, 107 104, 107 104, 107 104, 107 104 21, 22, 29 108 21, 22, 29 109 21, 22, 29 109 21, 22, 29 109 21, 22, 39 109 21, 22, 39 109 21, 22, 39 21, 32 23 23 24 24 25 29 20 21, 22 29 20 21, 22 29 21, 22 29 21, 22 29 21, 22 29 21, 22 29 21, 22 29 21, 22 29 21, 22 29 21, 22 29 20 21, 22 29 20 21, 22 29 20 21, 22 29 20 21, 22 29 21, 23 21, 23 23 23 23 23 23 23 23 23 23