

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C, SPI
Peripherals	LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	176 × 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc924t-04i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 PIC16C9XX DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C9XX Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C9XX family, there are two device "types" as indicated in the device number:

- 1. **C**, as in PIC16**C**924. These devices have EPROM type memory and operate over the standard voltage range.
- 2. **LC**, as in PIC16**LC**924. These devices have EPROM type memory and operate over an extended voltage range.

2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PICSTART[®] Plus and PRO MATE[®] II programmers both support the PIC16C9XX. Third party programmers also are available; refer to the *Microchip Third Party Guide* for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory using the same bus. Separating program and data buses further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions execute in a single cycle (500 ns @ 8 MHz) except for program branches.

The PIC16C923 and PIC16C924 both address 4K x 14 of program memory and 176 x 8 of data memory.

The PIC16CXXX can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC16CXXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXXX simple yet efficient, thus significantly reducing the learning curve.

PIC16CXXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.


The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

4.2.2.6 PCON REGISTER

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset.

FIGURE 4-8: PCON REGISTER (ADDRESS 8Eh)



For various reset conditions see Table 14-4 and Table 14-5.

6.0 OVERVIEW OF TIMER MODULES

Each module can generate an interrupt to indicate that an event has occurred (e.g. timer overflow). Each of these modules is explained in full detail in the following sections. The timer modules are:

- Timer0 Module (Section 7.0)
- Timer1 Module (Section 8.0)
- Timer2 Module (Section 9.0)

6.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 8-bit timer/counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. Timer0 can increment at the following rates: 1:1 when prescaler assigned to Watchdog timer, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, and 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

6.2 <u>Timer1 Overview</u>

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

Timer1 also has a prescaler option which allows Timer1 to increment at the following rates: 1:1, 1:2, 1:4, and 1:8. Timer1 can be used in conjunction with the Capture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16-bit capture or the 16-bit compare and must be synchronized to the device. Timer1 oscillator is also one of the clock sources for the LCD module.

6.3 <u>Timer2 Overview</u>

Timer2 is an 8-bit timer with a programmable prescaler and postscaler, as well as an 8-bit period register (PR2). Timer2 can be used with the CCP1 module (in PWM mode) as well as the clock source for the Synchronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, 1:16.

The postscaler allows the TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to 1:16 (inclusive).

6.4 <u>CCP Overview</u>

The CCP module can operate in one of these three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).

Capture mode captures the 16-bit value of TMR1 into the CCPR1H:CCPR1L register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or the sixteenth rising edge of the CCP1 pin.

Compare mode compares the TMR1H:TMR1L register pair to the CCPR1H:CCPR1L register pair. When a match occurs an interrupt can be generated, and the output pin CCP1 can be forced to given state (High or Low), TMR1 can be reset and start A/D conversion. This depends on the control bits CCP1M3:CCP1M0.

PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPR1H:CCPR1L<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCP1 pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCP1 pin (if an output) will be forced high.

11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, dis-

play drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

Refer to Application Note AN578, "Use of the SSP Module in the I^2C Multi-Master Environment."

FIGURE 11-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0]
SMP	CKE	D/Ā	Р	S	R/W	UA	BF	R = Readable bit W = Writable bit
bit7							bitO	U = Unimplemented bit, read as '0' - n =Value at POR reset
bit 7:	<u>SPI Ma</u> 1 = Inpu 0 = Inpu <u>SPI Sla</u>	<u>ster Mode</u> ut data sa ut data sa <u>ve Mode</u>	Impled at o Impled at i	end of data niddle of d	i output time ata output tir ed in slave n			
oit 6:	$\frac{CKP = 0}{1 = Dat}$ $0 = Dat$ $\frac{CKP = 0}{1 = Dat}$	<u>0</u> a transmi a transmi <u>1</u> a transmi	tted on ris tted on fal tted on fal	ct (Figure ing edge o ling edge c ling edge c ing edge o	of SCK of SCK	11-6, and F	⁻ igure 11-7)	
bit 5:	1 = Indi	cates tha	t the last b		') ed or transmi ed or transmi			
bit 4:	dete 1 = Indi	ected last cates that)	t has been	cleared wher detected las			sabled, or when the Start bit wa ET)
bit 3:	dete 1 = Indi	ected last cates that)	t has been	cleared wher detected las			sabled, or when the Stop bit wa ET)
bit 2:	This bit	holds th s match to ad	e R/W bit	informatio	mode only) n following t op bit, or AC		lress match	n. This bit is only valid from th
bit 1:	1 = Indi	cates tha	t the user	t I ² C mode needs to u I to be upd	pdate the ad	dress in the	e SSPADD	register
bit 0:	BF: Buf	fer Full S	tatus bit					
	1 = Rec	eive com		es) PBUF is ful SSPBUF is				
	1 = Trar		rogress, S	SPBUF is PBUF is er				

12.8 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP1 module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

12.9 Connection Considerations


If the input voltage exceeds the rail values (VSS or VDD) by greater than 0.2V, then the accuracy of the conversion is out of specification.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k Ω recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

12.10 Transfer Function

The ideal transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) is Analog VREF / 256 (Figure 12-5).





13.4 Operation During Sleep

The LCD module can operate during sleep. The selection is controlled by bit SLPEN (LCDCON<6>). Setting the SLPEN bit allows the LCD module to go to sleep. Clearing the SLPEN bit allows the module to continue to operate during sleep.

If a SLEEP instruction is executed and SLPEN = '1', the LCD module will cease all functions and go into a very low current consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 13-11 shows this operation. To ensure that the LCD completes the frame, the SLEEP instruction should be executed immediately after a LCD frame boundary.

The LCD interrupt can be used to determine the frame boundary. See Section 13.2 for the formulas to calculate the delay.

If a SLEEP instruction is executed and SLPEN = '0', the module will continue to display the current contents of the LCDD registers. To allow the module to continue operation while in sleep, the clock source must be either the internal RC oscillator or Timer1 external oscillator. While in sleep, the LCD data cannot be changed. The LCD module current consumption will not decrease in this mode, however the overall consumption of the device will be lower due to shutdown of the core and other peripheral functions.

Note: The internal RC oscillator or external Timer1 oscillator must be used to operate the LCD module during sleep.




FIGURE 13-11:SLEEP ENTRY/EXIT WHEN SLPEN = 1 OR CS1:CS0 = 00

13.5 Voltage Generation

There are two methods for LCD voltage generation, internal charge pump, or external resistor ladder.

13.5.1 CHARGE PUMP


The LCD charge pump is shown in Figure 13-13. The 1.0V - 2.3V regulator will establish a stable base voltage from the varying battery voltage. This regulator is adjustable through the range by connecting a variable external resistor from VLCDADJ to ground. The potentiometer provides contrast adjustment for the LCD. This base voltage is connected to VLCD1 on the charge pump. The charge pump boosts VLCD1 into VLCD2 =

 $2*V_{LCD1}$ and $V_{LCD3} = 3*V_{LCD1}$. When the charge pump is not operating, Vlcd3 will be internally tied to VDD. See the Electrical Specifications section for charge pump capacitor and potentiometer values.

13.5.2 EXTERNAL R-LADDER

The LCD module can also use an external resistor ladder (R-Ladder) to generate the LCD voltages. Figure 13-13 shows external connections for static and 1/3 bias. The VGEN (LCDCON<4>) bit must be cleared to use an external R-Ladder.

FIGURE 13-13:CHARGE PUMP AND RESISTOR LADDER



14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16CXXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit serial programming

The PIC16CXXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

14.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

FIGURE 14-1: CONFIGURATION WORD

CP1 C	CP0 CP1	CP0	CP1	CP0	—	—	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register:	CONFIG
oit13												bit0	Address	2007h
	CP1:CP0 11 = Code 10 = Uppe 01 = Uppe 00 = All m Unimpler	e protec er half o er 3/4 of nemory i	tion off f progra f progra is code	am mer Im merr protect	nory co 10ry co	•								
oit 3:	1 = PWR1	PWRTE : Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled												
oit 2:	WDTE : W 1 = WDT 0 = WDT	enabled		Enable	bit									
bit 1-0:	FOSC1:F 11 = RC (10 = HS (01 = XT (00 = LP (oscillato oscillato oscillator	r r r	or Sele	ction bi	its								

14.4 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT) and Oscillator Start-up</u> <u>Timer (OST)</u>

14.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the \overline{MCLR} pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*."

14.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an accept-able level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

14.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

14.4.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 14-8, Figure 14-9, and Figure 14-10 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 14-9). This is useful for testing purposes or to synchronize more than one PIC16CXXX device operating in parallel.

Table 14-5 shows the reset conditions for some special function registers, while Table 14-6 shows the reset conditions for all the registers.

14.4.5 POWER CONTROL/STATUS REGISTER (PCON)

Bit1 is Power-on Reset Status bit POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Oscillator Configuration	Powe	r-up	Wake-up from SLEEP
	PWRTE = 1	PWRTE = 0	
XT, HS, LP	1024Tosc	72 ms + 1024Tosc	1024 Tosc
RC		72 ms	

TABLE 14-3: TIME-OUT IN VARIOUS SITUATIONS

INCF	Increment f	INCFSZ	Increment f, Skip if 0				
Syntax:	[<i>label</i>] INCF f,d	Syntax:	[<i>label</i>] INCFSZ f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]				
Operation: Status Affected:	(f) + 1 \rightarrow (destination) Z	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0				
Encoding:	- 00 1010 dfff ffff	Status Affected:	None				
Description:	The contents of register 'f' are incre-	Encoding:	00 1111 dfff ffff				
Words:	mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.	Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 1, the next instruction is				
Cycles:	1		executed. If the result is 0, a NOP is executed instead making it a 2Tcy instruction.				
Q Cycle Activity:	Q1 Q2 Q3 Q4	Words:	1				
	Decode Read Process Write to data destination	Cycles:	1(2)				
	'f'	Q Cycle Activity:	Q1 Q2 Q3 Q4				
Example	incf CNT, 1		Decode Read register 'f' Process Write to destination				
	Before Instruction	If Skip:	(2nd Cycle)				
	CNT = 0xFF Z = 0		Q1 Q2 Q3 Q4				
	After Instruction CNT = 0x00 Z = 1		No- OperationNo- OperationNo- Operation				
		Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •				
			Before Instruction PC = address HERE After Instruction				

CNT = CNT + 1 if CNT= 0, PC = address CONTINUE

if $CNT \neq 0$, PC = address HERE +1

XORLW	Exclusive OR Literal with W	XORWF	Exclusive OR W with f
Syntax:	[<i>label</i>] XORLW k	Syntax:	[<i>label</i>] XORWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	(W) .XOR. $k \rightarrow$ (W)		d ∈ [0,1]
Status Affected:	Z	Operation:	(W) .XOR. (f) \rightarrow (destination)
Encoding:	11 1010 kkkk kkkk	Status Affected:	Z
Description:	The contents of the W register are	Encoding:	00 0110 dfff ffff
Words:	XOR'ed with the eight bit literal 'k'. The result is placed in the W regis- ter. 1	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
vvorus.	I	Words:	1
Cycles: Q Cycle Activity:	1 Q1 Q2 Q3 Q4	Cycles:	1
Q Oyolo / louvity.	Decode Read Process Write to	Q Cycle Activity:	Q1 Q2 Q3 Q4
	literal 'k' data W		Decode Read register data Write to destination
Example:	XORLW 0xAF		· · · ·
	Before Instruction	Example	XORWF REG 1
	W = 0xB5		Before Instruction
	After Instruction W = 0x1A		REG = 0xAF W = 0xB5
			After Instruction
			REG = 0x1A W = 0xB5

TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

HCS200 HCS300 HCS301										7	2					7
										•	-					•
24CXX 25CXX 93CXX							7			7		7				
PIC17C75X	Available 3Q97		7	7					7	>						
PIC17C4X	>		7	7	7	>			7	2			7			
PIC16C9XX	7		7	7	7				7	>					7	
PIC16C8X	>	7	7	7	7	>		7	7	2			7			
PIC16C7XX	2	7	7	7	7	7		7	7	7				7		
PIC16C6X	7	7	7	7	7	7		7	7	7				7		
PIC16CXXX	2	7	7	7	7	7			7	7			7			
PIC16C5X	7	7	7	7	7	7		7	7	7			7			
PIC14000	7		7	7	7				7	7						
PIC12C5XX	2	7	7	7	7				7	7						
	PICMASTER®/ PICMASTER-CE In-Circuit Emulator	ICEPIC Low-Cost In-Circuit Emulator	MPLAB™ Integrated Development Environment	MPLAB TM C Compiler	<i>fuzzy</i> TECH [®] -MP Explorer/Edition Fuzzy Logic Dev. Tool	MP-DriveWay™ Applications Code Generator	Total Endurance™ Software Model	PICSTART® Lite Ultra Low-Cost Dev. Kit	PICSTART® Plus Low-Cost Universal Dev. Kit	PRO MATE [®] II Universal Programmer	KEELOQ [®] Programmer	SEEVAL [®] Designers Kit	PICDEM-1	PICDEM-2	PICDEM-3	KEELOQ [®] Evaluation Kit
	stoubor	Emulator F		slo	oT əıswitoč	8			ອາກາຍເຮ	Progr			sbis	0 B 0	məQ	

17.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †	
Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss	0V to +14V
Voltage on RA4 with respect to Vss	0V to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	10 mA
Maximum output current sourced by any I/O pin	10 mA
Maximum current sunk by all Ports combined	200 mA
Maximum current sourced by all Ports combined	200 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD	- VOH) x IOH} + Σ (VOI x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C923-04 PIC16C924-04	PIC16C923-08 PIC16C924-08	PIC16LC923-04 PIC16LC924-04	CL Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.
хт	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 3.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 7 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 8 MHz max.	Do not use in HS mode	VDD: 4.5V to 5.5V IDD: 7 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 8 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 22.5 μA typ. at 32 kHz, 4.0V IPD: 1.5 μA typ. at 4.0V Freq: 200 kHz max.	Do not use in LP mode	VDD: 2.5V to 6.0V IDD: 30 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 30 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

17.2 DC Characteristics:

PIC16LC923/924-04 (Commercial, Industrial)

DC CHA	ARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C $\leq TA \leq +85^{\circ}$ C for industrial and 0° C $\leq TA \leq +70^{\circ}$ C for commercial					
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions	
D001	Supply Voltage	Vdd	2.5	-	6.0	V	LP, XT, RC osc configuration	
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V		
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See Power-on Reset section for details	
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	(Note 6) See Power-on Reset section for details	
D010	Supply Current (Note 2)	Idd	-	2.0	3.8	mA	XT and RC osc configuration Fosc = 4 MHz, VDD = $3.0V$ (Note 4)	
D011			-	13.5	30	μA	LP osc configuration, Fosc = 32 kHz , VDD = 4.0V	
D020	Power-down Current (Note 3)	IPD	-	0.9	5	μA	VDD = 3.0V	
	Module Differential Cur- rent (Note 5)							
D021	Watchdog Timer	∆lwdt	-	6.0	20	μA	VDD = 3.0V	
D022*	LCD Voltage Generation w/internal RC osc enabled	∆ILCDRC	-	36	50	μA	VDD = 3.0V (Note 7)	
D024*	LCD Voltage Generation w/Timer1 @ 32.768 kHz	∆ILCDT1	-	15	29	μA	VDD = 3.0V (Note 7)	
D025*	Timer1 oscillator	∆l⊤1osc	-	3.1	6.5	μA	VDD = 3.0V	
D026*	A/D Converter	ΔIAD	-	1.0	-	μA	A/D on, not converting	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD \overline{MCLR} = VDD.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 6: PWRT must be enabled for slow ramps.
- 7: Δ ILCDT1 and Δ ILCDRC includes the current consumed by the LCD Module and the voltage generation circuitry. This does not include current dissipated by the LCD panel.

FIGURE 17-2: LOAD CONDITIONS




FIGURE 17-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 17-7: TIMER0 AND TIMER1 EXTERNAL C	CLOCK REQUIREMENTS
--	--------------------

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions	
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5Tcy + 20	—	—	ns	Must also meet	
				With Prescaler	10	_	_	ns	parameter 42	
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5Tcy + 20	-	-	ns	Must also meet	
				With Prescaler	10	-	—	ns	parameter 42	
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	—	—	ns		
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	-	_	ns	N = prescale value (2, 4,, 256)	
45*	Tt1H	T1CKI High Time	Synchronous, P	rescaler = 1	0.5TCY + 20	_	—	ns	Must also meet	
			Synchronous,	PIC16 C 923/924	15	-	-	ns	parameter 47	
			Prescaler = 2,4,8	PIC16 LC 923/924	25	-	-	ns		
			Asynchronous	PIC16 C 923/924	30	—	—	ns		
				PIC16LC923/924	50	—	—	ns	-	
46*	Tt1L	T1CKI Low Time	Synchronous, P	rescaler = 1	0.5TCY + 20	—	—	ns	Must also meet	
			Synchronous,	PIC16 C 923/924	15	—	—	ns	parameter 47	
				Prescaler = 2,4,8	PIC16 LC 923/924	25	-	-	ns	
			Asynchronous	PIC16 C 923/924	30	—	—	ns	_	
				PIC16LC923/924	50	—	—	ns		
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 923/924	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-	_	ns	N = prescale value $(1, 2, 4, 8)$	
				PIC16 LC 923/924	<u>Greater of:</u> 50 or <u>Tcy + 40</u> N				N = prescale value (1, 2, 4, 8)	
			Asynchronous	PIC16 C 923/924	60	—	-	ns		
				PIC16LC923/924		_	_	ns		
	Ft1	Timer1 oscillator inp (oscillator enabled b			DC	-	200	kHz		
48	TCKEZtmr	1 Delay from external	clock edge to tin	ner increment	2Tosc	—	7Tosc	—		

These parameters are characterized but not tested.

+ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 17-12:A/D CONVERTER CHARACTERISTICS: PIC16C924-04 (COMMERCIAL, INDUSTRIAL) PIC16LC924-04 (COMMERCIAL, INDUSTRIAL)

Param No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution		-	_	8-bits	bit	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A02	EABS			_	—	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A03	EIL	Integral linearity error		_	—	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A04	EDL	Differential linearity error		_	_	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A05	EFS	Full scale error		_	_	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A06	EOFF	Offset error		-	_	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A10	—	Monotonicity			guaranteed	—	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference voltage		3.0V	—	Vdd + 0.3	V	
A25	VAIN	Analog input voltage		Vss - 0.3	—	Vref + 0.3	V	
A30	ZAIN	Recommended impedan analog voltage source	ce of	_	_	10.0	kΩ	
A40	IAD	A/D conversion current	PIC16 C 924	_	180	_	μΑ	Average current consump-
		(VDD)	PIC16 LC 924	-	90	—	μΑ	tion when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)		10	_	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 12.1.
				_	—	10	μA	During A/D Conversion cycle

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

	ASTER® In-Circuit Emulator137	,
	TART® Plus Entry Level Development System 137	
	Register	
	unctions	
Ī	MCLRVPP	,
	DSC1/CLKIN	
	DSC2/CLKOUT	
	RA0/AN0	
	RA1/AN1	
F	RA2/AN2	2
F	RA3/AN3/Vref	2
F	RA4/T0CKI12	2
F	RA5/AN4/SS12	2
F	RB0/INT	2
F	RB112	2
F	RB212	2
F	RB312	2
F	RB412	
F	RB512	
F	RB612	
	RB712	
F	RC0/T1OSO/T1CKI12	2
F	RC1/T1OSI12	2
F	RC2/CCP1 12	2
F	RC3/SCK/SCL 12	2
	RC4/SDI/SDA12	
F	RC5/SDO 12	
	RD0/SEG0013	
	RD1/SEG0113	
	RD2/SEG0213	
	RD3/SEG0313	
	RD4/SEG0413	
	RD5/SEG29/COM313	
	RD6/SEG30/COM213	
	RD7/SEG31/COM113	
	RE0/SEG0513	
	RE1/SEG06	
	RE2/SEG07	
	RE3/SEG08	
	RE4/SEG09	
	RE5/SEG10	
-	RE6/SEG11	
	RE7/SEG27	
	RF0/SEG12	
	RF1/SEG13	
	RF2/SEG14	
	RF3/SEG1513 RF4/SEG1613	
	RF5/SEG17	
	RF6/SEG17	
	RF7/SEG19	
	RG0/SEG20	
	RG1/SEG21	
	RG2/SEG22	
	RG3/SEG23	
	RG4/SEG24	
	RG5/SEG25	
	RG6/SEG26	
	RG7/SEG28	
	/DD	
	/ss	
	Register	

Oscillator Start-up Timer (OST)	
Power Control Register (PCON)	
Power-on Reset (POR)	103, 107, 108
Power-up Timer (PWRT)	
Power-Up-Timer (PWRT)	
Time-out Sequence	
Time-out Sequence on Power-up	
POR bit	
Port RB Interrupt	
PORTA Register	
PORTB PORTB Register	
PORTE	
PORTC Register	
PORTD	
PORTD Register	
PORTE	
PORTE Register	
PORTF Register	
PORTG Register	
Ports	
PORTA	
PORTB	
PORTC	
PORTD	
PORTE	
PORTF	
PORTG	
Power-down Mode (SLEEP)	117
PR2	
PR2 Register	
Prescaler, Switching Between Timer0 and W	DT 49
	D1+0
PRO MATE® II Universal Programmer	
PRO MATE® II Universal Programmer Program Branches	137 9
PRO MATE® II Universal Programmer	137 9
PRO MATE® II Universal Programmer Program Branches	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RC Oscillator	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RC Oscillator RCV_MODE	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RC Oscillator RCV_MODE Read-Modify-Write	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBIF bit RBPU bit RC Oscillator RCV_MODE Read-Modify-Write Register File	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBIF bit RBPU bit RC Oscillator RCV_MODE Read-Modify-Write Reset	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBIF bit RBPU bit RC Oscillator RCV_MODE Read-Modify-Write Register File RP0 bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RCV_MODE Read-Modify-Write. Register File Reset RP0 bit RP0 bit RD bit RP1 bit RD1 bit Reset RP0 bit RP1 bit RD1 bit RD1 bit Reset RP1 bit RD1 bit PD1 bit	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL SDA	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL SDA SEEVAL® Evaluation and Programming Sys	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL SDA SEEVAL® Evaluation and Programming Sys Serialized Quick-Turnaround-Production	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RC Oscillator RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL SDA SEEVAL® Evaluation and Programming Sys Serialized Quick-Turnaround-Production Slave Mode	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBF bit RBF bit RBF bit RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL SDA SEEVAL® Evaluation and Programming Sys Serialized Quick-Turnaround-Production Slave Mode SCL	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL SDA SEEVAL® Evaluation and Programming Sys Serialized Quick-Turnaround-Production Slave Mode SCL SDA	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RC Oscillator RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL SDA SLEEP	
PRO MATE® II Universal Programmer Program Branches Program Memory Maps, PIC16C9XX PS0 bit PS1 bit PS2 bit PSA bit PUSH Q Quick-Turnaround-Production R R/W bit RBIF bit RBPU bit RCV_MODE Read-Modify-Write Register File Reset RP0 bit RP1 bit S SCL SDA SEEVAL® Evaluation and Programming Sys Serialized Quick-Turnaround-Production Slave Mode SCL SDA	

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.