

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | 8051  |
| Core Size                  | 8-Bit   |
| Speed                      | 33MHz   |
| Connectivity               | UART/USART  |
| Peripherals                | POR   |
| Number of I/O              | 32  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-LCC (J-Lead)   |
| Supplier Device Package    | 44-PLCC (16.59x16.59)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/p89c58x2ba-00-512 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2

### **FEATURES**

- 80C51 Central Processing Unit
- 4 Kbytes Flash (P89C51X2)
- 8 Kbytes Flash (P89C52X2)
- 16 Kbytes Flash (P89C54X2)
- 32 Kbytes Flash (P89C58X2)
- 128 byte RAM (P89C51X2)
- 256 byte RAM (P89C52/54X2/58X2)
- Boolean processor
- Fully static operation
- 12-clock operation with selectable 6-clock operation (via software or via parallel programmer)
- Memory addressing capability
  - Up to 64 Kbytes ROM and 64 Kbytes RAM
- Power control modes:
  - Clock can be stopped and resumed
  - Idle mode
  - Power-down mode
- Two speed ranges
  - 0 to 20 MHz with 6-clock operation
- 0 to 33 MHz with 12-clock operation

- LQFP, PLCC or DIP package
- Extended temperature ranges
- Dual Data Pointers
- Three security bits
- Four interrupt priority levels
- Six interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
  - Framing error detection
  - Automatic address recognition
- Three 16-bit timers/counters T0, T1 (standard 80C51) and additional T2 (capture and compare)
- Programmable clock-out pin
- Asynchronous port reset
- Low EMI (inhibit ALE, slew rate controlled outputs, and 6-clock mode)
- Wake-up from Power Down by an external interrupt

# 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2


### PART NUMBER DERIVATION

| Memory    |  |                                | Temperature Range    | Package   |
|-----------|--|--------------------------------|----------------------|-----------|
| P89C51X2  |  |                                | B = 0 °C TO +70 °C   | A = PLCC  |
|           |  | 1                              | F = -40 °C TO +85 °C | N = DIP   |
| 9 = Flash | 1 = 128 BYTES RAM<br>4 KBYTES FLASH<br>2 = 256 BYTES RAM<br>8 KBYTES FLASH<br>4 = 256 BYTES RAM<br>16 KBYTES FLASH<br>8 = 256 BYTES RAM<br>32 KBYTES FLASH | X2 = 6-clock<br>mode available |                      | BD = LQFP |


The following table illustrates the correlation between operating mode, power supply and maximum external clock frequency:

| Operating Mode | Power Supply | Maximum Clock Frequency |  |  |
|----------------|--------------|-------------------------|--|--|
| 6-clock        | 5 V ± 10%    | 20 MHz                  |  |  |
| 12-clock       | 5 V ± 10%    | 33 MHz                  |  |  |

### **BLOCK DIAGRAM 1**



### **BLOCK DIAGRAM 2 (CPU-ORIENTED)**



## 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2

### **FLASH EPROM MEMORY**

### **General Description**

The P89C51X2/P89C52X2/P89C54X2/P89C58X2 FLASH reliably stores memory contents even after 10,000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling.

#### **Features**

- FLASH EPROM internal program memory with Chip Erase
- Up to 64 kbyte external program memory if the internal program memory is disabled (EA = 0)
- Programmable security bits
- 10,000 minimum erase/program cycles for each byte
- 10 year minimum data retention
- Programming support available from many popular vendors

#### OSCILLATOR CHARACTERISTICS

Using the oscillator, XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. However, minimum and maximum high and low times specified in the data sheet must be observed.

### **Clock Control Register (CKCON)**

This device provides control of the 6-clock/12-clock mode by both an SFR bit (bit X2 in register CKCON) and a Flash bit (bit FX2, located in the Security Block). When X2 is 0, 12-clock mode is activated. By setting this bit to 1, the system is switching to 6-clock mode. Having this option implemented as SFR bit, it can be accessed anytime and changed to either value. Changing X2 from 0 to 1 will result in executing user code at twice the speed, since all system time intervals will be divided by 2. Changing back from 6-clock to 12-clock mode will slow down running code by a factor of 2.

The Flash clock control bit (FX2) activates the 6-clock mode when programmed using a parallel programmer, superceding the X2 bit (CKCON.0). Please also see Table 2 below.

Table 2.

| FX2 clock mode bit<br>(can only be set by<br>parallel programmer) | X2 bit<br>(CKCON.0) | CPU clock mode             |  |
|---|---------------------|----------------------------|--|
| erased  | 0                   | 12-clock mode<br>(default) |  |
| erased  | 1                   | 6-clock mode               |  |
| programmed  | Х                   | 6-clock mode               |  |

### **Programmable Clock-Out Pin**

A 50% duty cycle clock can be programmed to be output on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency in 12-clock mode (122 Hz to 8 MHz in 6-clock mode).

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

 $\frac{\text{Oscillator Frequency}}{\text{n} \times (65536-\text{RCAP2H}, \text{RCAP2L})}$ 

#### Where:

n = 2 in 6-clock mode, 4 in 12-clock mode.

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

### **RESET**

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods in 12-clock and 12 oscillator periods in 6-clock mode), while the oscillator is running. To insure a reliable power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles, unless it has been set to 6-clock operation using a parallel programmer.

### **LOW POWER MODES**

### **Stop Clock Mode**

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

### Idle Mode

In idle mode (see Table 3), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

## 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter. With Timer 0 in Mode 3, an 80C51 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be

turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.




Figure 1. Timer/Counter 0/1 Mode Control (TMOD) Register




Figure 2. Timer/Counter 0/1 Mode 0: 13-Bit Timer/Counter




Figure 9. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 10. Timer 2 Auto Reload Mode (DCEN = 1)

### P89C51X2/52X2/54X2/58X2




Figure 11. Timer 2 in Baud Rate Generator Mode

### **Baud Rate Generator Mode**

Bits TCLK and/or RCLK in T2CON (Table 4) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 11 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates = 
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/6 the oscillator frequency in 6-clock mode or 1/12 the oscillator frequency in 12-clock mode). As a baud rate generator, it increments at the oscillator frequency in 6-clock mode or at 1/2 the oscillator frequency in 12-clock mode. Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

 $\frac{\text{Oscillator Frequency}}{\left[\text{n} \times \left[65536 - \left(\text{RCAP2H}, \text{RCAP2L}\right)\right]\right]}$ 

Where:

n = 16 in 6-clock mode, 32 in 12-clock mode.

(RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 11 is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 5 shows commonly used baud rates and how they can be obtained from Timer 2.

# 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2

shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

#### More About Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 80C51 the baud rate is determined by the Timer 1 or Timer 2 overflow rate.

Figure 15 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit receive.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.:

- 1. R1 = 0, and
- 2. Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time,

whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

#### More About Modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9the data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 (12-clock mode) or 1/16 or 1/32 the oscillator frequency (6-clock mode) the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.

Figures 16 and 17 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SUBF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of R-D. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- 1. RI = 0, and
- 2. Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.




Figure 14. Serial Port Mode 0




Figure 16. Serial Port Mode 2

# 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2

|        | 7        | 6                    | 5                        | 4                               | 3                               | 2                           | 1   | 0                          |   |
|--------|----------|----------------------|--------------------------|---------------------------------|---------------------------------|-----------------------------|---|----------------------------|---|
|        | SM0/F    | E SM1                | SM2                      | REN                             | TB8                             | RB8                         | TI  | RI                         |   |
|        | (SMODO   | 0 = 0/1)*            |                          |                                 |                                 |                             |   |                            |   |
| Symbol | Position | Functio              | n                        |                                 |                                 |                             |   |                            |   |
| FE     | SCON.7   | cleared              |                          | ames but sho                    |                                 |                             |   |                            | ected. The FE bit is not ust be set to enable   |
| SM0    | SCON.7   | Serial P             | ort Mode E               | Bit 0, (SMOD                    | ) must = 0 to                   | access bit                  | SM0)                                      |                            |   |
| SM1    | SCON.6   | Serial P             | ort Mode E               | Bit 1                           |                                 |                             |   |                            |   |
|        |          | SM0                  | SM1                      | Mode                            | Description                     | Bauc                        | l Rate**                                  |                            |   |
|        |          | 0                    | 0                        | 0                               | shift register                  | 000                         | ,   | node) or f <sub>O</sub>    | <sub>SC</sub> /6 (6-clk mode)   |
|        |          | 0                    | 1                        | 1                               | 8-bit UART                      | varia                       |   | 00 1 /                     | 40 (0 ala da sa ada) an   |
|        |          | 1                    | 0                        | 2                               | 9-bit UART                      |                             | '64 or t <sub>OSC</sub> /<br>'32 (12-cloc |                            | 16 (6-clock mode) or  |
|        |          | 1                    | 1                        | 3                               | 9-bit UART                      | varia                       |   | it mode)                   |   |
| SM2    | SCON.5   | unless tl<br>Broadca | ne receive<br>st Address | d 9th data bit<br>s. In Mode 1, | (RB8) is 1, in if $SM2 = 1$ the | dicating ar<br>en RI will n | n address, a<br>ot be activa              | and the rece<br>ted unless | 1 then RI will not be set<br>eived byte is a Given or<br>a valid stop bit was<br>SM2 should be 0. |
| REN    | SCON.4   | Enables              | serial rece              | eption. Set by                  | software to e                   | nable rece                  | eption. Clea                              | r by softwa                | re to disable reception.  |
| TB8    | SCON.3   | The 9th              | data bit th              | at will be tran                 | smitted in Mo                   | des 2 and                   | 3. Set or cl                              | ear by softv               | vare as desired.  |
| RB8    | SCON.2   | was rece             |                          |                                 | bit that was re                 | eceived. In                 | Mode 1, if S                              | SM2 = 0, R                 | B8 is the stop bit that   |
| ΤΙ     | SCON.1   |                      |                          |                                 | ardware at the                  |                             |   |                            | 0, or at the beginning of software.   |
| RI     | SCON.0   |                      | time in the              |                                 |                                 |                             |   |                            | ), or halfway through the st be cleared by  |

Figure 18. SCON: Serial Port Control Register

## 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2




Figure 25. Interrupt Response Timing Diagram

The polling cycle/LCALL sequence is illustrated in Figure 25.

Note that if an interrupt of higher priority level goes active prior to S5P2 of the machine cycle labeled C3 in Figure 25, then in accordance with the above rules it will be vectored to during C5 and C6, without any instruction of the lower priority routine having been executed.

Thus the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases it doesn't. It never clears the Serial Port flag. This has to be done in the user's software. It clears an external interrupt flag (IE0 or IE1) only if it was transition-activated. The hardware-generated LCALL pushes the contents of the Program Counter on to the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to, as shown in Table 8.

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off.

Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress, making future interrupts impossible.

### **External Interrupts**

The external sources can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx = 0, external interrupt x is triggered by a detected low at the  $\overline{\text{INTx}}$  pin. If ITx = 1, external interrupt x is edge triggered. In this mode if successive samples of the  $\overline{\text{INTx}}$  pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 12 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin high for at least one cycle, and then hold it low for at least one cycle. This is done to ensure that the transition is seen so that interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt

service routine is completed, or else another interrupt will be generated.

### **Response Time**

The INTO and INTT levels are inverted and latched into IEO and IE1 at S5P2 of every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes two cycles. Thus, a minimum of three complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine. Figure 25 shows interrupt response timings.

A longer response time would result if the request is blocked by one of the 3 previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more the 3 cycles, since the longest instructions (MUL and DIV) are only 4 cycles long, and if the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 4 cycles to complete the next instruction if the instruction is MUL or DIV).

Thus, in a single-interrupt system, the response time is always more than 3 cycles and less than 9 cycles.

As previously mentioned, the derivatives described in this data sheet have a four-level interrupt structure. The corresponding registers are IE, IP and IPH. (See Figures 22, 23, and 24.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

| PRIORI <sup>*</sup> | TY BITS | INTERRUPT PRIORITY LEVEL   |
|---------------------|---------|----------------------------|
| IPH.x               | IP.x    | INTERROPT PRIORITY LEVEL   |
| 0                   | 0       | Level 0 (lowest priority)  |
| 0                   | 1       | Level 1                    |
| 1                   | 0       | Level 2                    |
| 1                   | 1       | Level 3 (highest priority) |

### **ABSOLUTE MAXIMUM RATINGS**1, 2, 3

| PARAMETER  | RATING                 | UNIT |
|--|------------------------|------|
| Operating temperature under bias   | 0 to +70 or -40 to +85 | °C   |
| Storage temperature range  | -65 to +150            | °C   |
| Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>   | 0 to +13.0             | V    |
| Voltage on any other pin to V <sub>SS</sub>  | -0.5 to +6.5           | V    |
| Maximum I <sub>OL</sub> per I/O pin  | 15                     | mA   |
| Power dissipation (based on package heat transfer limitations, not device power consumption) | 1.5                    | W    |

### NOTES:

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
  Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise

### **AC ELECTRICAL CHARACTERISTICS**

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C

|                     |        |                      |                |                         | CLOCK FREQUENCY<br>RANGE |     |      |
|---------------------|--------|----------------------|----------------|-------------------------|--------------------------|-----|------|
| SYMBOL              | FIGURE | PARAMETER            | OPERATING MODE | POWER SUPPLY<br>VOLTAGE | MIN                      | MAX | UNIT |
| 1/t <sub>CLCL</sub> | 31     | Oscillator frequency | 6-clock        | 5 V ± 10%               | 0                        | 20  | MHz  |
|                     |        |                      | 12-clock       | 5 V ± 10%               | 0                        | 33  | MHz  |

2002 Jun 06 35

### P89C51X2/52X2/54X2/58X2

### AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE)

 $T_{amb} = 0 \, ^{\circ}\text{C} \text{ to } +70 \, ^{\circ}\text{C} \text{ or } -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C} \text{ ; } V_{CC} = 5 \, ^{\circ}\text{V} \pm 10\%, \ V_{SS} = 0 \, V^{1,2,3,4,5}$ 

| Symbol              | Figure | Parameter                                | Limits                    | Limits                                |        |        | Unit |
|---------------------|--------|--|---------------------------|---------------------------------------|--------|--------|------|
|                     |        |  | MIN                       | MAX                                   | MIN    | MAX    | 7    |
| I/t <sub>CLCL</sub> | 31     | Oscillator frequency                     | 0                         | 20                                    |        |        | MHz  |
| LHLL                | 27     | ALE pulse width                          | t <sub>CLCL</sub> -8      |                                       | 54.5   |        | ns   |
| AVLL                | 27     | Address valid to ALE low                 | 0.5 t <sub>CLCL</sub> -13 |                                       | 18.25  |        | ns   |
| LLAX                | 27     | Address hold after ALE low               | 0.5 t <sub>CLCL</sub> -20 |                                       | 11.25  |        | ns   |
| LLIV                | 27     | ALE low to valid instruction in          |                           | 2 t <sub>CLCL</sub> -35               |        | 90     | ns   |
| LLPL                | 27     | ALE low to PSEN low                      | 0.5 t <sub>CLCL</sub> -10 |                                       | 21.25  |        | ns   |
| PLPH                | 27     | PSEN pulse width                         | 1.5 t <sub>CLCL</sub> -10 |                                       | 83.75  |        | ns   |
| PLIV                | 27     | PSEN low to valid instruction in         |                           | 1.5 t <sub>CLCL</sub> -35             |        | 58.75  | ns   |
| PXIX                | 27     | Input instruction hold after PSEN        | 0                         |                                       | 0      |        | ns   |
| PXIZ                | 27     | Input instruction float after PSEN       |                           | 0.5 t <sub>CLCL</sub> -10             |        | 21.25  | ns   |
| AVIV                | 27     | Address to valid instruction in          |                           | 2.5 t <sub>CLCL</sub> -35             |        | 121.25 | ns   |
| PLAZ                | 27     | PSEN low to address float                |                           | 10                                    |        | 10     | ns   |
| Data Men            | nory   |  |                           | <u>'</u>                              |        |        |      |
| RLRH                | 28     | RD pulse width                           | 3 t <sub>CLCL</sub> -20   |                                       | 167.5  |        | ns   |
| WLWH                | 29     | WR pulse width                           | 3 t <sub>CLCL</sub> -20   |                                       | 167.5  |        | ns   |
| RLDV                | 28     | RD low to valid data in                  |                           | 2.5 t <sub>CLCL</sub> -35             |        | 121.25 | ns   |
| RHDX                | 28     | Data hold after RD                       | 0                         |                                       | 0      |        | ns   |
| RHDZ                | 28     | Data float after RD                      |                           | t <sub>CLCL</sub> -10                 |        | 52.5   | ns   |
| LLDV                | 28     | ALE low to valid data in                 |                           | 4 t <sub>CLCL</sub> -35               |        | 215    | ns   |
| AVDV                | 28     | Address to valid data in                 |                           | 4.5 t <sub>CLCL</sub> -35             |        | 246.25 | ns   |
| LLWL                | 28, 29 | ALE low to RD or WR low                  | 1.5 t <sub>CLCL</sub> -15 | 1.5 t <sub>CLCL</sub> +15             | 78.75  | 108.75 | ns   |
| AVWL                | 28, 29 | Address valid to WR low or RD low        | 2 t <sub>CLCL</sub> -15   |                                       | 110    |        | ns   |
| QVWX                | 29     | Data valid to WR transition              | 0.5 t <sub>CLCL</sub> -25 |                                       | 6.25   |        | ns   |
| WHQX                | 29     | Data hold after WR                       | 0.5 t <sub>CLCL</sub> -15 |                                       | 16.25  |        | ns   |
| QVWH                | 29     | Data valid to WR high                    | 3.5 t <sub>CLCL</sub> -5  |                                       | 213.75 |        | ns   |
| RLAZ                | 28     | RD low to address float                  |                           | 0                                     |        | 0      | ns   |
| twhlh               | 28, 29 | RD or WR high to ALE high                | 0.5 t <sub>CLCL</sub> -10 | 0.5 t <sub>CLCL</sub> +10             | 21.25  | 41.25  | ns   |
| External            | Clock  |  |                           |                                       |        |        |      |
| снсх                | 31     | High time                                | 0.4 t <sub>CLCL</sub>     | t <sub>CLCL</sub> - t <sub>CLCX</sub> |        |        | ns   |
| CLCX                | 31     | Low time                                 | 0.4 t <sub>CLCL</sub>     | t <sub>CLCL</sub> - t <sub>CHCX</sub> |        |        | ns   |
| CLCH                | 31     | Rise time                                |                           | 5                                     |        |        | ns   |
| CHCL                | 31     | Fall time                                |                           | 5                                     |        |        | ns   |
| Shift regi          | ster   | •  |                           |                                       | •      | •      |      |
| XLXL                | 30     | Serial port clock cycle time             | 6 t <sub>CLCL</sub>       |                                       | 375    |        | ns   |
| QVXH                | 30     | Output data setup to clock rising edge   | 5 t <sub>CLCL</sub> -25   |                                       | 287.5  |        | ns   |
| XHQX                | 30     | Output data hold after clock rising edge | t <sub>CLCL</sub> -15     |                                       | 47.5   |        | ns   |
| XHDX                | 30     | Input data hold after clock rising edge  | 0                         |                                       | 0      |        | ns   |
| txhdv               | 30     | Clock rising edge to input data valid    |                           | 5 t <sub>CLCL</sub> -133              | 1      | 179.5  | ns   |

- Parameters are valid over operating temperature range unless otherwise specified.
  Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
  Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0
- 4. Parts are guaranteed by design to operate down to 0 Hz.
- 5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

2002 Jun 06 38

### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

 $R - \overline{RD}$  signal

t - Time

V - Valid

W- WR signal

X – No longer a valid logic level

Z - Float

**Examples:**  $t_{AVLL}$  = Time for address valid to ALE low.

 $t_{LLPL}$  =Time for ALE low to  $\overline{PSEN}$  low.




Figure 27. External Program Memory Read Cycle




Figure 28. External Data Memory Read Cycle

# 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2

### **Security**

The security feature protects against software piracy and prevents the contents of the FLASH from being read. The Security Lock bits are located in FLASH. The P89C51X2/P89C52X2/P89C54X2/P89C58X2 has 3 programmable security lock bits that will provide different levels of protection for the on-chip code and data (see Table 9). Unlike the ROM and OTP versions, the security lock bits are independent. LB3 includes the security protection of LB1.

### Table 9.


| SECURITY LOCK BITS <sup>1</sup> | PROTECTION DESCRIPTION  |  |  |  |
|---------------------------------|---|--|--|--|
| Level                           | FROTECTION DESCRIPTION  |  |  |  |
| LB1                             | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory. |  |  |  |
| LB2                             | Program verification is disabled  |  |  |  |
| LB3                             | External execution is disabled.   |  |  |  |

### NOTE:

<sup>1.</sup> The security lock bits are independent.

### DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT   | A<br>max. | A <sub>1</sub><br>min. | A <sub>2</sub><br>max. | b              | b <sub>1</sub> | c              | D <sup>(1)</sup> | E <sup>(1)</sup> | е    | e <sub>1</sub> | L            | ME             | Мн             | w     | Z <sup>(1)</sup><br>max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|----------------|----------------|-------|--------------------------|
| mm     | 4.7       | 0.51                   | 4.0                    | 1.70<br>1.14   | 0.53<br>0.38   | 0.36<br>0.23   | 52.50<br>51.50   | 14.1<br>13.7     | 2.54 | 15.24          | 3.60<br>3.05 | 15.80<br>15.24 | 17.42<br>15.90 | 0.254 | 2.25                     |
| inches | 0.19      | 0.020                  | 0.16                   | 0.067<br>0.045 | 0.021<br>0.015 | 0.014<br>0.009 | 2.067<br>2.028   | 0.56<br>0.54     | 0.10 | 0.60           | 0.14<br>0.12 | 0.62<br>0.60   | 0.69<br>0.63   | 0.01  | 0.089                    |


### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

|   | OUTLINE  |        | REFER  | EUROPEAN  | ISSUE DATE |            |                                 |
|---|----------|--------|--------|-----------|------------|------------|---------------------------------|
| ' | VERSION  | IEC    | JEDEC  | EIAJ      |            | PROJECTION | ISSUE DATE                      |
| 5 | SOT129-1 | 051G08 | MO-015 | SC-511-40 |            |            | <del>95-01-14</del><br>99-12-27 |

LQFP44: plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm

SOT389-1



### **DIMENSIONS (mm are the original dimensions)**

| UNIT | A<br>max. | Α1           | A <sub>2</sub> | A <sub>3</sub> | bр           | c            | D <sup>(1)</sup> | E <sup>(1)</sup> | е    | H <sub>D</sub> | HE             | L | Lp           | v    | w    | у    | Z <sub>D</sub> <sup>(1)</sup> | Z <sub>E</sub> <sup>(1)</sup> | θ        |
|------|-----------|--------------|----------------|----------------|--------------|--------------|------------------|------------------|------|----------------|----------------|---|--------------|------|------|------|-------------------------------|-------------------------------|----------|
| mm   | 1.60      | 0.15<br>0.05 | 1.45<br>1.35   | 0.25           | 0.45<br>0.30 | 0.20<br>0.12 | 10.10<br>9.90    | 10.10<br>9.90    | 0.80 | 12.15<br>11.85 | 12.15<br>11.85 |   | 0.75<br>0.45 | 0.20 | 0.20 | 0.10 | 1.14<br>0.85                  | 1.14<br>0.85                  | 7°<br>0° |

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE  |        | REFER  | EUROPEAN | ISSUE DATE |            |                                   |  |
|----------|--------|--------|----------|------------|------------|-----------------------------------|--|
| VERSION  | IEC    | JEDEC  | EIAJ     |            | PROJECTION | ISSUE DATE                        |  |
| SOT389-1 | 136E08 | MS-026 |          |            | <b>(</b>   | <del>-99-12-17-</del><br>00-01-19 |  |

# 80C51 8-bit Flash microcontroller family 4K/8K/16K/32K Flash

### P89C51X2/52X2/54X2/58X2

### **REVISION HISTORY**

| Date        | CPCN           | Description                   |
|-------------|----------------|-------------------------------|
| 2002 Jun 06 | 9397 750 09928 | Added device comparison table |
| 2002 Feb 28 | 9397 750 09537 | Initial release               |