

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500mc
Number of Cores/Bus Width	4 Core, 32-Bit
Speed	1.2GHz
Co-Processors/DSP	-
RAM Controllers	DDR3, DDR3L
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (5)
SATA	SATA 3Gbps (2)
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.0V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	780-BFBGA, FCBGA
Supplier Device Package	780-FCPBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p2040nsn7mmc">https://www.e-xfl.com/product-detail/nxp-semiconductors/p2040nsn7mmc</a>

This figure shows the major functional units within the chip.




Figure 1. Block Diagram

# 1 Pin Assignments and Reset States

This section provides a top view of the ball layout diagram and four detailed views by quadrant. It also provides a pinout listing by bus.




Figure 5. 780 BGA Ball Map Diagram (Detail View C)

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
$\overline{\text{MDQS5}}$	Data Strobe	AH24	I/O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MDQS6}}$	Data Strobe	AE22	I/O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MDQS7}}$	Data Strobe	AF28	I/O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MDQS8}}$	Data Strobe	AG3	I/O	$\text{GV}_{\text{DD}}$	—
MBA0	Bank Select	AC16	O	$\text{GV}_{\text{DD}}$	—
MBA1	Bank Select	AC15	O	$\text{GV}_{\text{DD}}$	—
MBA2	Bank Select	AC8	O	$\text{GV}_{\text{DD}}$	—
MA00	Address	AG16	O	$\text{GV}_{\text{DD}}$	—
MA01	Address	AF12	O	$\text{GV}_{\text{DD}}$	—
MA02	Address	AC12	O	$\text{GV}_{\text{DD}}$	—
MA03	Address	AH11	O	$\text{GV}_{\text{DD}}$	—
MA04	Address	AG11	O	$\text{GV}_{\text{DD}}$	—
MA05	Address	AH10	O	$\text{GV}_{\text{DD}}$	—
MA06	Address	AC11	O	$\text{GV}_{\text{DD}}$	—
MA07	Address	AC10	O	$\text{GV}_{\text{DD}}$	—
MA08	Address	AF10	O	$\text{GV}_{\text{DD}}$	—
MA09	Address	AH9	O	$\text{GV}_{\text{DD}}$	—
MA10	Address	AH16	O	$\text{GV}_{\text{DD}}$	—
MA11	Address	AG9	O	$\text{GV}_{\text{DD}}$	—
MA12	Address	AC9	O	$\text{GV}_{\text{DD}}$	—
MA13	Address	AH20	O	$\text{GV}_{\text{DD}}$	—
MA14	Address	AG8	O	$\text{GV}_{\text{DD}}$	—
MA15	Address	AH7	O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MWE}}$	Write Enable	AH18	O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MRAS}}$	Row Address Strobe	AH17	O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MCAS}}$	Column Address Strobe	AH19	O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MCS0}}$	Chip Select	AC18	O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MCS1}}$	Chip Select	AC21	O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MCS2}}$	Chip Select	AG17	O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MCS3}}$	Chip Select	AG20	O	$\text{GV}_{\text{DD}}$	—
MCKE0	Clock Enable	AB8	O	$\text{GV}_{\text{DD}}$	—
MCKE1	Clock Enable	AB7	O	$\text{GV}_{\text{DD}}$	—
MCKE2	Clock Enable	AH6	O	$\text{GV}_{\text{DD}}$	—
MCKE3	Clock Enable	AG6	O	$\text{GV}_{\text{DD}}$	—

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
<b>DMA</b>					
DMA1_DREQ0/IIC4_SCL/EVT5/M1SRCID1/LB_SRCID1/GPIO18	DMA1 Channel 0 Request	AC23	I	OV <sub>DD</sub>	24
DMA1_DACK0/IIC3_SCL/GPIO16/SDHC_CD/M1DVAL/LB_DVAL	DMA1 Channel 0 Acknowledge	AB23	O	OV <sub>DD</sub>	2, 14
DMA1_DDONE0/IIC3_SDA/GPIO17/M1SRCID0/LB_SRCID0/SDHC_WP	DMA1 Channel 0 Done	AB26	O	OV <sub>DD</sub>	2, 14
DMA2_DREQ0/IRQ03/GPIO21	DMA2 Channel 0 Request	AA26	I	OV <sub>DD</sub>	24
DMA2_DACK0/IRQ04/GPIO22	DMA2 Channel 0 Acknowledge	V25	O	OV <sub>DD</sub>	24
DMA2_DDONE0/IRQ05/GPIO23	DMA2 Channel 0 Done	AA22	O	OV <sub>DD</sub>	24
<b>USB Host Port 1</b>					
USB1_UDP	USB1 PHY Data Plus	K28	I/O	USB_V <sub>DD-3P</sub> <sub>3</sub>	—
USB1_UDM	USB1 PHY Data Minus	L28	I/O	USB_V <sub>DD-3P</sub> <sub>3</sub>	—
USB1_VBUS_CLMP	USB1 PHY VBUS Divided Signals	M25	I	USB_V <sub>DD-3P</sub> <sub>3</sub>	34
USB1_UID	USB1 PHY ID Detect	M27	I	USB_V <sub>DD-3P</sub> <sub>3</sub>	—
USB_CLKIN	USB PHY Clock Input	P22	I	OV <sub>DD</sub>	—
USB1_DRVVBUS/GPIO24/IRQ6	USB1 5V Supply Enable	Y26	O	OV <sub>DD</sub>	—
USB1_PWRFAULT/GPIO25/IRQ7	USB Power Fault	AA23	I	OV <sub>DD</sub>	—
<b>USB Host Port 2</b>					
USB2_UDP	USB2 PHY Data Plus	K26	I/O	USB_V <sub>DD-3P</sub> <sub>3</sub>	—
USB2_UDM	USB2 PHY Data Minus	L26	I/O	USB_V <sub>DD-3P</sub> <sub>3</sub>	—
USB2_VBUS_CLMP	USB2 PHY VBUS Divided Signals	J25	I	USB_V <sub>DD-3P</sub> <sub>3</sub>	34
USB2_UID	USB2 PHY ID Detect	J27	I	USB_V <sub>DD-3P</sub> <sub>3</sub>	—
USB2_DRVVBUS/GPIO26/IRQ8	USB2 5V Supply Enable	AC22	I/O	OV <sub>DD</sub>	—
USB2_PWRFAULT/GPIO27/IRQ9	USB2 Power Fault	AC27	I/O	OV <sub>DD</sub>	—
<b>Programmable Interrupt Controller</b>					
IRQ00	External Interrupts	Y25	I	OV <sub>DD</sub>	—
IRQ01	External Interrupts	AB27	I	OV <sub>DD</sub>	—
IRQ02	External Interrupts	AB25	I	OV <sub>DD</sub>	—
IRQ03/GPIO21/DMA2_DREQ0	External Interrupts	AA26	I	OV <sub>DD</sub>	24
IRQ04/GPIO22/DMA2_DACK0	External Interrupts	V25	I	OV <sub>DD</sub>	24

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GPIO17/IIC3_SDA/M1SRCID0/LB_SRCID0 / DMA1_DDONE0/SDHC_WP	General Purpose Input/Output	AB26	I/O	OV <sub>DD</sub>	—
GPIO18/IIC4_SCL/EVT5/M1SRCID1/ LB_SRCID1/DMA1_DREQ0	General Purpose Input/Output	AC23	I/O	OV <sub>DD</sub>	—
GPIO19/IIC4_SDA/EVT6/M1SRCID2/ LB_SRCID2	General Purpose Input/Output	V24	I/O	OV <sub>DD</sub>	—
GPIO21/IRQ3/DMA2_DREQ0	General Purpose Input/Output	AA26	I/O	OV <sub>DD</sub>	—
GPIO22/IRQ4/DMA2_DACK0	General Purpose Input/Output	V25	I/O	OV <sub>DD</sub>	—
GPIO23/IRQ5/DMA2_DDONE0	General Purpose Input/Output	AA22	I/O	OV <sub>DD</sub>	—
GPIO24/IRQ6/USB1_DRVVBUS	General Purpose Input/Output	Y26	I/O	OV <sub>DD</sub>	—
GPIO25/IRQ7/USB1_PWRFAULT	General Purpose Input/Output	AA23	I/O	OV <sub>DD</sub>	—
GPIO26/IRQ8/USB2_DRVVBUS	General Purpose Input/Output	AC22	I/O	OV <sub>DD</sub>	—
GPIO27/IRQ9/USB2_PWRFAULT	General Purpose Input/Output	AC27	I/O	OV <sub>DD</sub>	—
GPIO28/IRQ10/EVT7	General Purpose Input/Output	AB24	I/O	OV <sub>DD</sub>	—
GPIO29/IRQ11/EVT8	General Purpose Input/Output	AC24	I/O	OV <sub>DD</sub>	—
GPIO30/EC1_TXD1/TSEC_1588_ALARM_OUT2	General Purpose Input/Output	C25	I/O	LV <sub>DD</sub>	23
GPIO31/EC1_TXD3/TSEC_1588_PULSE_OUT2	General Purpose Input/Output	A26	I/O	LV <sub>DD</sub>	23
<b>System Control</b>					
PORESET	Power On Reset	T22	I	OV <sub>DD</sub>	—
HRESET	Hard Reset	T23	I/O	OV <sub>DD</sub>	1, 2
RESET_REQ	Reset Request	U28	O	OV <sub>DD</sub>	31
CKSTP_OUT	Checkstop Out	T25	O	OV <sub>DD</sub>	1, 2
<b>Debug</b>					
EVT0	Event 0	V26	I/O	OV <sub>DD</sub>	18
EVT1	Event 1	U27	I/O	OV <sub>DD</sub>	—
EVT2	Event 2	U26	I/O	OV <sub>DD</sub>	—
EVT3	Event 3	W24	I/O	OV <sub>DD</sub>	—
EVT4	Event 4	U24	I/O	OV <sub>DD</sub>	—
EVT5/IIC4_SCL/M1SRCID1/LB_SRCID1/ GPIO18/DMA1_DREQ0	Event 5	AC23	I/O	OV <sub>DD</sub>	—
EVT6/IIC4_SDA/M1SRCID2/ LB_SRCID2/GPIO19	Event 6	V24	I/O	OV <sub>DD</sub>	—
EVT7/GPIO28/IRQ10	Event 7	AB24	I/O	OV <sub>DD</sub>	—

## Electrical Characteristics

**Table 3. Recommended Operating Conditions (continued)**

Parameter		Symbol	Recommended Value	Unit	Note
Enhanced local bus I/O voltage		$BV_{DD}$	3.3 ± 165 mV 2.5 ± 125 mV 1.8 ± 90 mV	V	—
SerDes core logic supply and transceivers		$SV_{DD}$	1.0 ± 50 mV	V	—
Pad power supply for SerDes transceivers		$XV_{DD}$	1.8 ± 90 mV 1.5 ± 75 mV	V	—
Ethernet I/O, Ethernet management interface 1 (EMI1), 1588, GPIO		$LV_{DD}$	3.3 ± 165 mV 2.5 ± 125 mV	V	3
USB PHY transceiver supply voltage		$USB\_V_{DD\_3P3}$	3.3 ± 165 mV	V	—
USB PHY PLL supply voltage		$USB\_V_{DD\_1P0}$	1.0 ± 50 mV	V	—
Low Power Security Monitor Supply		$V_{DD\_LP}$	1.0 ± 50 mV	V	—
Input voltage	DDR3 and DDR3L DRAM signals	$MV_{IN}$	GND to $GV_{DD}$	V	—
	DDR3 and DDR3L DRAM reference	$MV_{REF}$	$GV_{DD}/2 \pm 1\%$	V	—
	Ethernet signals, GPIO	$LV_{IN}$	GND to $LV_{DD}$	V	—
	eSPI, eSHDC, GPIO	$CV_{IN}$	GND to $CV_{DD}$	V	—
	Enhanced Local Bus signals	$BV_{IN}$	GND to $BV_{DD}$	V	—
	DUART, I <sup>2</sup> C, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage	$OV_{IN}$	GND to $OV_{DD}$	V	—
	SerDes signals	$XV_{IN}$	GND to $XV_{DD}$	V	—
	USB PHY Transceiver signals	$USB\_V_{IN\_3P3}$	GND to $USB\_V_{DD\_3P3}$	V	—
	Operating Temperature range	Normal Operation	$T_A$ , $T_J$	$T_A = 0$ (min) to $T_J = 105$ (max)	°C
Extended Operation		$T_A$ , $T_J$	$T_A = -40$ (min) to $T_J = 105$ (max)	°C	—
Secure Boot Fuse Programming		$T_A$ , $T_J$	$T_A = 0$ (min) to $T_J = 70$ (max)	°C	1


Table 3. Recommended Operating Conditions (continued)

Parameter	Symbol	Recommended Value	Unit	Note
-----------	--------	-------------------	------	------

**Note:**

1.  $POV_{DD}$  must be supplied 1.5 V and the device must operate in the specified fuse programming temperature range only during secure boot fuse programming. For all other operating conditions,  $POV_{DD}$  must be tied to GND, subject to the power sequencing constraints shown in Section 2.2, "Power Up Sequencing."
2. Selecting RGMII limits  $LV_{DD}$  to 2.5 V.
3. Unless otherwise stated in an interface's DC specifications, the maximum allowed input capacitance in this table is a general recommendation for signals.
4. Supply voltage specified at the voltage sense pin. Voltage input pins must be regulated to provide specified voltage at the sense pin.
5. Core Group A and Platform supply ( $V_{DD\_CA\_PL}$ ) and Core Group B supply ( $V_{DD\_CB}$ ) were separate supplies in Rev1.0, they are tied together in Rev1.1.

This figure shows the undershoot and overshoot voltages at the interfaces of the device.

**Notes:**

$t_{CLOCK}$  refers to the clock period associated with the respective interface:

- For  $I^2C$ ,  $t_{CLOCK}$  refers to  $SYSCLK$ .
- For DDR  $GV_{DD}$ ,  $t_{CLOCK}$  refers to  $Dn\_MCK$ .
- For eSPI  $CV_{DD}$ ,  $t_{CLOCK}$  refers to  $SPI\_CLK$ .
- For eLBC  $BV_{DD}$ ,  $t_{CLOCK}$  refers to  $LCLK$ .
- For SerDes  $XV_{DD}$ ,  $t_{CLOCK}$  refers to  $SD\_REF\_CLK$ .
- For dTSEC  $LV_{DD}$ ,  $t_{CLOCK}$  refers to  $EC\_GTX\_CLK125$ .
- For JTAG  $OV_{DD}$ ,  $t_{CLOCK}$  refers to  $TCK$ .

**Figure 7. Overshoot/Undershoot Voltage for  $BV_{DD}/GV_{DD}/LV_{DD}/OV_{DD}$**

The core and platform voltages must always be provided at nominal 1.0 V. See Table 3 for the actual recommended core voltage conditions. Voltage to the processor interface I/Os is provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage.  $CV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ , and  $LV_{DD}$ -based receivers are simple CMOS I/O circuits and satisfy appropriate LVC MOS type specifications. The DDR SDRAM interface uses differential receivers referenced by the externally supplied  $MV_{REF}^n$  signal (nominally set to  $GV_{DD}/2$ ) as is appropriate for the SSTL\_1.5/SSTL\_1.35 electrical signaling standard. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

## Electrical Characteristics

**Table 27. DDR3 and DDR3L SDRAM Interface Output AC Timing Specifications (continued)**

For recommended operating conditions, see [Table 3](#).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MCK to MDQS Skew	$t_{DDKHMH}$			ns	4
≥ 1066 MT/s data rate		-0.245	0.245		4, 6
800 MT/s data rate		-0.375	0.375		4
MDQ/MECC/MDM output setup with respect to MDQS	$t_{DDKHDS}$ , $t_{DDKLDS}$			ps	5
1200 MT/s data rate		275	—		
1066 MT/s data rate		300	—		
800 MT/s data rate		375	—		
MDQ/MECC/MDM output hold with respect to MDQS	$t_{DDKHDX}$ , $t_{DDKLDX}$			ps	5
1200 MT/s data rate		275	—		
1066 MT/s data rate		300	—		
800 MT/s data rate		375	—		
MDQS preamble	$t_{DDKHMP}$	$0.9 \times t_{MCK}$	—	ns	—
MDQS postamble	$t_{DDKHME}$	$0.4 \times t_{MCK}$	$0.6 \times t_{MCK}$	ns	—

**Note:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)\ (reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,  $t_{DDKHAS}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also,  $t_{DDKLDX}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- All MCK/ $\overline{MCK}$  and MDQS/ $\overline{MDQS}$  referenced measurements are made from the crossing of the two signals.
- ADDR/CMD includes all DDR SDRAM output signals except MCK/ $\overline{MCK}$ ,  $\overline{MCS}$ , and MDQ/MECC/MDM/MDQS.
- Note that  $t_{DDKHMH}$  follows the symbol conventions described in note 1. For example,  $t_{DDKHMH}$  describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH).  $t_{DDKHMH}$  can be modified through control of the MDQS override bits (called WR\_DATA\_DELAY) in the TIMING\_CFG\_2 register. This is typically set to the same delay as in DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the chip reference manual for a description and explanation of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe must be centered inside of the data eye at the pins of the microprocessor.
- Note that for 1200/1333 frequencies it is required to program the start value of the DQS adjust for write leveling.

**NOTE**

For the ADDR/CMD setup and hold specifications in [Table 27](#), it is assumed that the clock control register is set to adjust the memory clocks by ½ applied cycle.

## 2.12.2.2 RGMII AC Timing Specifications

This table shows the RGMII AC timing specifications.

**Table 37. RGMII AC Timing Specifications**

For recommended operating conditions, see [Table 3](#).

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Note
Data to clock output skew (at transmitter)	$t_{SKRGT\_TX}$	-500	0	500	ps	5
Data to clock input skew (at receiver)	$t_{SKRGT\_RX}$	1.0	—	2.8	ns	2
Clock period duration	$t_{RGT}$	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	$t_{RGTH}/t_{RGT}$	40	50	60	%	3, 4
Duty cycle for Gigabit	$t_{RGTH}/t_{RGT}$	45	50	55	%	—
Rise time (20%–80%)	$t_{RGTR}$	—	—	0.75	ns	—
Fall time (20%–80%)	$t_{RGTF}$	—	—	0.75	ns	—

**Note:**

1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns, respectively.
4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three  $t_{RGT}$  of the lowest speed transitioned between.
5. The frequency of RX\_CLK should not exceed the frequency of GTX\_CLK125 by more than 300ppm.

**Table 41. IEEE 1588 DC Electrical Characteristics (LV<sub>DD</sub> = 3.3 V) (continued)**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Max	Unit	Note
Output low voltage (LV <sub>DD</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	—	0.4	V	—

**Note:**

1. The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in [Table 2](#) and [Table 3](#).
2. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective LV<sub>IN</sub> values found in [Table 3](#).

This table shows the eTSEC IEEE 1588 DC electrical characteristics when operating at LV<sub>DD</sub> = 2.5 V supply.**Table 42. IEEE 1588 DC Electrical Characteristics (LV<sub>DD</sub> = 2.5 V)**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.70	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.70	V	1
Input current (LV <sub>IN</sub> = 0 V or LV <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IH</sub>	—	±40	μA	2
Output high voltage (LV <sub>DD</sub> = min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.00	—	V	—
Output low voltage (LV <sub>DD</sub> = min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	—	0.40	V	—

**Note:**

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max LV<sub>IN</sub> values found in [Table 3](#).
2. The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbols referenced in [Table 2](#) and [Table 3](#).

## 2.12.5 eTSEC IEEE Std 1588 AC Specifications

This table provides the eTSEC IEEE 1588 AC timing specifications.

**Table 43. eTSEC IEEE 1588 AC Timing Specifications**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typ	Max	Unit	Note
TSEC_1588_CLK clock period	t <sub>T1588CLK</sub>	6.4	—	T <sub>RX_CLK</sub> × 7	ns	1, 2
TSEC_1588_CLK duty cycle	t <sub>T1588CLKH</sub> / t <sub>T1588CLK</sub>	40	50	60	%	3
TSEC_1588_CLK peak-to-peak jitter	t <sub>T1588CLKINJ</sub>	—	—	250	ps	—
Rise time eTSEC_1588_CLK (20%–80%)	t <sub>T1588CLKINR</sub>	1.0	—	2.0	ns	—
Fall time eTSEC_1588_CLK (80%–20%)	t <sub>T1588CLKINF</sub>	1.0	—	2.0	ns	—
TSEC_1588_CLK_OUT clock period	t <sub>T1588CLKOUT</sub>	2 × t <sub>T1588CLK</sub>	—	—	ns	—
TSEC_1588_CLK_OUT duty cycle	t <sub>T1588CLKOTH</sub> / t <sub>T1588CLKOUT</sub>	30	50	70	%	—
TSEC_1588_PULSE_OUT	t <sub>T1588OV</sub>	0.5	—	3.5	ns	—
TSEC_1588_TRIG_IN pulse width	t <sub>T1588TRIGH</sub>	2 × t <sub>T1588CLK_MAX</sub>	—	—	ns	2

## Electrical Characteristics





Figure 23. eSDHC Clock Input Timing Diagram



VM = Midpoint Voltage ( $OV_{DD}/2$ )

Figure 24. eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock

## 2.16 Multicore Programmable Interrupt Controller (MPIC) Specifications

This section describes the DC and AC electrical specifications for the multicore programmable interrupt controller.

### 2.16.1 MPIC DC specifications

This table provides the DC electrical characteristics for the MPIC interface.

Table 52. MPIC DC Electrical Characteristics ( $OV_{DD} = 3.3\text{ V}$ )

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	$V_{IH}$	2.0	—	V	1
Input low voltage	$V_{IL}$	—	0.8	V	1
Input current ( $OV_{IN} = 0\text{ V}$ or $OV_{IN} = OV_{DD}$ )	$I_{IN}$	—	$\pm 40$	$\mu\text{A}$	2
Output high voltage ( $OV_{DD} = \text{min}$ , $I_{OH} = -2\text{ mA}$ )	$V_{OH}$	2.4	—	V	—
Output low voltage ( $OV_{DD} = \text{min}$ , $I_{OL} = 2\text{ mA}$ )	$V_{OL}$	—	0.4	V	—

## Electrical Characteristics

**Table 56. I<sup>2</sup>C DC Electrical Characteristics (OV<sub>DD</sub> = 3.3 V) (continued)**

For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Max	Unit	Note
Pulse width of spikes which must be suppressed by the input filter	t <sub>12KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 × OV <sub>DD</sub> and 0.9 × OV <sub>DD</sub> (max))	I <sub>I</sub>	-40	40	μA	4
Capacitance for each I/O pin	C <sub>I</sub>	—	10	pF	—

**Note:**

1. The min V<sub>IL</sub> and max V<sub>IH</sub> values are based on the respective min and max OV<sub>IN</sub> values found in [Table 3](#).
2. Output voltage (open drain or open collector) condition = 3 mA sink current.
3. See the chip reference manual for information about the digital filter used.
4. I/O pins obstruct the SDA and SCL lines if OV<sub>DD</sub> is switched off.

## 2.18.2 I<sup>2</sup>C AC Electrical Specifications

This table provides the I<sup>2</sup>C AC timing specifications.

**Table 57. I<sup>2</sup>C AC Timing Specifications**

For recommended operating conditions, see [Table 3](#).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
SCL clock frequency	f <sub>12C</sub>	0	400	kHz	2
Low period of the SCL clock	t <sub>12CL</sub>	1.3	—	μs	—
High period of the SCL clock	t <sub>12CH</sub>	0.6	—	μs	—
Setup time for a repeated START condition	t <sub>12SVKH</sub>	0.6	—	μs	—
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>12SXKL</sub>	0.6	—	μs	—
Data setup time	t <sub>12DVKH</sub>	100	—	ns	—
Data input hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>12DXKL</sub>	— 0	— —	μs	3
Data output delay time	t <sub>12OVKL</sub>	—	0.9	μs	4
Setup time for STOP condition	t <sub>12PVKH</sub>	0.6	—	μs	—
Bus free time between a STOP and START condition	t <sub>12KHDX</sub>	1.3	—	μs	—

## 2.19.2 GPIO AC Timing Specifications

This table provides the GPIO input and output AC timing specifications.

**Table 60. GPIO Input AC Timing Specifications**


For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Unit	Note
GPIO inputs—minimum pulse width	$t_{PIWID}$	20	ns	1

**Note:**

- GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs must be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least  $t_{PIWID}$  to ensure proper operation.

This figure provides the AC test load for the GPIO.



**Figure 31. GPIO AC Test Load**

## 2.20 High-Speed Serial Interfaces (HSSI)


The device features a serializer/deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express, Serial RapidIO, Aurora, and SGMII data transfers.

This section describes the common portion of SerDes DC electrical specifications: the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver (Rx) reference circuits are also shown.

### 2.20.1 Signal Terms Definition


The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

- For an external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different common mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (SGND). This figure shows the SerDes reference clock input requirement for AC-coupled connection scheme.



**Figure 35. Differential Reference Clock Input DC Requirements (External AC-Coupled)**

- Single-Ended Mode
  - The reference clock can also be single-ended. The SD\_REF\_CLKn input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from V<sub>MIN</sub> to V<sub>MAX</sub>) with  $\overline{\text{SD\_REF\_CLKn}}$  either left unconnected or tied to ground.
  - The SD\_REF\_CLKn input average voltage must be between 200 and 400 mV. Figure 36 shows the SerDes reference clock input requirement for single-ended signaling mode.
  - To meet the input amplitude requirement, the reference clock inputs may need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase ( $\overline{\text{SD\_REF\_CLKn}}$ ) through the same source impedance as the clock input (SD\_REF\_CLKn) in use.



**Figure 36. Single-Ended Reference Clock Input DC Requirements**

### 2.20.2.3 AC Requirements for SerDes Reference Clocks

This table lists AC requirements for the PCI Express, SGMII, Serial RapidIO, SATA and Aurora SerDes reference clocks to be guaranteed by the customer's application design.

**Table 61. SD\_REF\_CLK $n$  and  $\overline{\text{SD\_REF\_CLK}}_n$  Input Clock Requirements (SV<sub>DD</sub> = 1.0 V)**

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Typ	Max	Unit	Note
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ frequency range	$t_{\text{CLK\_REF}}$	—	100/125/156.25	—	MHz	1
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ clock frequency tolerance	$t_{\text{CLK\_TOL}}$	-350	—	350	ppm	—
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ reference clock duty cycle	$t_{\text{CLK\_DUTY}}$	40	50	60	%	4
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ max deterministic peak-peak jitter at 10 <sup>-6</sup> BER	$t_{\text{CLK\_DJ}}$	—	—	42	ps	—
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ total reference clock jitter at 10 <sup>-6</sup> BER (peak-to-peak jitter at refClk input)	$t_{\text{CLK\_TJ}}$	—	—	86	ps	2
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ rising/falling edge rate	$t_{\text{CLKRRR}}/t_{\text{CLKFR}}$	1	—	4	V/ns	3
Differential input high voltage	V <sub>IH</sub>	200	—	—	mV	4
Differential input low voltage	V <sub>IL</sub>	—	—	-200	mV	4
Rising edge rate (SD_REF_CLK $n$ ) to falling edge rate ( $\overline{\text{SD\_REF\_CLK}}_n$ ) matching	Rise-Fall Matching	—	—	20	%	5, 6

**Note:**

- Caution:** Only 100, 125 and 156.25 have been tested. In-between values do not work correctly with the rest of the system.
- Limits from PCI Express CEM Rev 2.0
- Measured from -200 mV to +200 mV on the differential waveform (derived from SD\_REF\_CLK $n$  minus  $\overline{\text{SD\_REF\_CLK}}_n$ ). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 37.
- Measurement taken from differential waveform
- Measurement taken from single-ended waveform
- Matching applies to rising edge for SD\_REF\_CLK $n$  and falling edge rate for  $\overline{\text{SD\_REF\_CLK}}_n$ . It is measured using a 200 mV window centered on the median cross point where SD\_REF\_CLK $n$  rising meets  $\overline{\text{SD\_REF\_CLK}}_n$  falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD\_REF\_CLK $n$  must be compared to the fall edge rate of  $\overline{\text{SD\_REF\_CLK}}_n$ , the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 38.

**Table 89. SGMII DC Receiver Electrical Characteristics ( $XV_{DD} = 1.5\text{ V}$  or  $1.8\text{ V}$ ) (continued)**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typ	Max	Unit	Note
-----------	--------	-----	-----	-----	------	------

**Note:**

1. Input must be externally AC coupled.
2.  $V_{RX\_DIFFp-p}$  is also referred to as peak-to-peak input differential voltage.
3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. Refer to [Section 2.20.4.4, “PCI Express DC Physical Layer Receiver Specifications,”](#) and [Section 2.20.4.5.2, “PCI Express AC Physical Layer Receiver Specifications,”](#) for further explanation.
4. The REIDL\_CTL shown in the table refers to the chip’s SerDes control register B(1–3)GCR(lane)1[REIDL\_CTL] bit field.

This table defines the SGMII 2.5x receiver DC electrical characteristics for 3.125 GBaud.

**Table 90. SGMII 2.5x Receiver DC Timing Specifications ( $XV_{DD} = 1.5\text{ V}$  or  $1.8\text{ V}$ )**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential input voltage	$V_{IN}$	200	900	1600	mV p-p	1

**Note:**

1. Measured at the receiver.

## 2.20.8.2 SGMII AC Timing Specifications

This section discusses the AC timing specifications for the SGMII interface.

### 2.20.8.2.1 SGMII Transmit AC Timing Specifications

This table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

**Table 91. SGMII Transmit AC Timing Specifications**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typ	Max	Unit	Note
Deterministic jitter	JD	—	—	0.17	UI p-p	—
Total jitter	JT	—	—	0.35	UI p-p	1
Unit interval: 1.25 GBaud	UI	800 – 100 ppm	800	800 + 100 ppm	ps	—
Unit interval: 3.125 GBaud	UI	320 – 100 ppm	320	320 + 100 ppm	ps	—
AC coupling capacitor	$C_{TX}$	10		200	nF	2

**Note:**

1. See [Figure 42](#) for single frequency sinusoidal jitter measurements.
2. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

### 2.20.8.2.2 SGMII AC Measurement Details

Transmitter and receiver AC characteristics are measured at the transmitter outputs ( $SD\_TXn$  and  $\overline{SD\_TXn}$ ) or at the receiver inputs ( $SD\_RXn$  and  $\overline{SD\_RXn}$ ) respectively, as depicted in this figure.

### 3.1.2 Platform to SYSCLK PLL Ratio

This table shows the allowed platform clock-to-SYSCLK ratios.

The chip platform clock frequency is always below 666 MHz frequencies; set the RCW configuration field `SYS_PLL_CFG = 0b01`.

**Table 94. Platform to SYSCLK PLL Ratios**

Binary Value of <code>SYS_PLL_RAT</code>	Platform:SYSCLK Ratio
0_0100	4:1
0_0101	5:1
0_0110	6:1
0_0111	7:1
0_1000	8:1
0_1001	9:1
All Others	Reserved

### 3.1.3 e500mc Core Cluster to SYSCLK PLL Ratio

The clock ratio between SYSCLK and each of the two core cluster PLLs is determined at power up by the binary value of the RCW field `CCn_PLL_RAT`. This table describes the supported ratios. Note that a core cluster PLL frequency targeting 1 GHz and above must set RCW field `CCn_PLL_CFG = 0b00` for frequency targeting below 1 GHz set `CCn_PLL_CFG = 0b01`.

This table lists the supported Core Cluster to SYSCLK ratios.

**Table 95. e500mc Core Cluster PLL to SYSCLK Ratios**

Binary Value of <code>CCn_PLL_RAT</code>	Core Cluster:SYSCLK Ratio
0_1000	8:1
0_1001	9:1
0_1010	10:1
0_1011	11:1
0_1100	12:1
0_1101	13:1
0_1110	14:1
0_1111	15:1
1_0000	16:1
1_0001	17:1
1_0010	18:1
All Others	Reserved

## Hardware Design Considerations

See Section 19.4 “LP-Serial Signal Descriptions,” in the chip reference manual for Serial RapidIO interface width and frequency details.

### 3.1.7 SerDes PLL Ratio

The clock ratio between each of the three SerDes PLLs and their respective externally supplied  $SD\_REF\_CLK_n/SD\_REF\_CLK_n$  inputs is determined by the binary value of the RCW Configuration field  $SRDS\_RATIO\_B_n$  as shown in this table. Furthermore, each SerDes lane grouping can be run at a SerDes PLL frequency divider determined by the binary value of the RCW field  $SRDS\_DIV\_B_n$  as shown in Table 103.

This table lists the supported SerDes PLL Bank  $n$  to  $SD\_REF\_CLK_n$  ratios.

**Table 101. SerDes PLL Bank  $n$  to  $SD\_REF\_CLK_n$  Ratios**

Binary Value of $SRDS\_RATIO\_B1$	$SRDS\_PLL\_n:SD\_REF\_CLK_n$ Ratio	
	$n = 1$ (Bank)	$n = 2$ (Bank 2)
000	Reserved	Reserved
001	Reserved	20:1
010	25:1	25:1
011	40:1	40:1
100	50:1	50:1
101	Reserved	24:1
110	Reserved	30:1
All Others	Reserved	Reserved

These tables list the supported SerDes PLL dividers.

This table shows the PLL divider support for each pair of lanes on SerDes Bank 1.

**Table 102. SerDes Bank 1 PLL Dividers**

Binary Value of $SRDS\_DIV\_B1[0:4]$	SerDes Bank 1 PLL Divider
0b0	Divide by 1 off Bank 1 PLL
0b1	Divide by 2 off Bank 1 PLL

**Note:** 1 bit (of 5 total  $SRDS\_DIV\_B1$  bits) controls each pair of lanes.

This table shows the PLL dividers supported for each 4-lane for SerDes Banks 2.

**Table 103. SerDes Banks 2 PLL Dividers**

Binary Value of $SRDS\_DIV\_B2$	SerDes Bank 2 PLL Divider
0b0	Divide by 1 off Bank 2 PLL
0b1	Divide by 2 off Bank 2 PLL

**Note:** 1 bit controls all four lanes of bank 2.

### 3.1.8 Frame Manager (FMan) Clock Select

The Frame Managers (FM) can each be synchronous to the platform.

This table describes the clocking options that may be applied to each FM. The clock selection is determined by the binary value of the RCW clocking configuration fields FM\_CLK\_SEL.

**Table 104. Frame Manager Clock Select**

Binary Value of FM_CLK_SEL	FM Frequency
0b0	Platform Clock Frequency /2
0b1	Core Cluster 2 Frequency /2 <sup>1</sup>

**Notes:**

<sup>1</sup> For asynchronous mode, max frequency, see [Table 93](#).

## 3.2 Supply Power Default Setting

The device is capable of supporting multiple power supply levels on its I/O supplies. The I/O voltage select inputs, shown in [Table 105](#), properly configure the receivers and drivers of the I/Os associated with the BVDD, CVDD, and LVDD power planes, respectively.

### WARNING

Incorrect voltage select settings can lead to irreversible device damage.

## Package Information

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

### 3.8.2 Thermal Interface Materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increasing contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see [Figure 61](#)).

The system board designer can choose among several types of commercially-available thermal interface materials.

### 3.8.3 Temperature Diode

The chip has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461A™). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment.

The following are the specifications of the chip's on-board temperature diode:

- Operating range: 10 – 230μA
- Ideality factor over 13.5 – 220 μA:  $n = 1.00589 \pm 0.008$

## 4 Package Information

The following section describes the detailed content and mechanical description of the package.

### 4.1 Package Parameters for the FC-PBGA

The package parameters are as provided in the following list. The package type is 23 mm × 23 mm, 780 flip chip plastic ball grid array (FC-PBGA).

Package outline	23 mm × 23mm
Interconnects	780
Ball Pitch	0.8 mm
Ball Diameter (typical)	0.40 mm
Solder Balls	96.5% Sn, 3% Ag, 0.5% Cu
Module height (typical)	2.21 mm to 2.51 mm (Maximum)