



Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
ore Processor	PowerPC e500mc
umber of Cores/Bus Width	4 Core, 32-Bit
eed	667MHz
o-Processors/DSP	Security; SEC 4.2
AM Controllers	DDR3, DDR3L
raphics Acceleration	No
splay & Interface Controllers	-
nernet	10/100/1000Mbps (5)
TA	SATA 3Gbps (2)
В	USB 2.0 + PHY (2)
ltage - I/O	1.0V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V
erating Temperature	-40°C ~ 105°C (TA)
curity Features	Boot Security, Cryptography, Random Number Generator, Secure Fusebox
ckage / Case	-
pplier Device Package	780-FCPBGA (23x23)
rchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p2040nxe1flb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.1 780 FC-PBGA Ball Layout Diagrams

These figures show the FC-PBGA ball map diagrams.




Figure 2. 780 BGA Ball Map Diagram (Top View)




Figure 6. 780 BGA Ball Map Diagram (Detail View D)

## 1.2 Pinout List

This table provides the pinout listing for the 780 FC-PBGA package by bus. Pins for multiplexed signals appear in the bus group for their default status and have a corresponding note stating that they have multiple functionality depending on the mode in which they are configured.

Table 1. Pin List by Bus

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
	DDR SDRAM Memory Interface	)			
MDQ00	Data	Y4	I/O	GV <sub>DD</sub>	_
MDQ01	Data	Y5	I/O	GV <sub>DD</sub>	_
MDQ02	Data	AB1	I/O	GV <sub>DD</sub>	_
MDQ03	Data	AB3	I/O	$GV_DD$	_
MDQ04	Data	Y1	I/O	GV <sub>DD</sub>	_
MDQ05	Data	Y3	I/O	$GV_DD$	_
MDQ06	Data	AA3	I/O	$GV_DD$	_
MDQ07	Data	AA4	I/O	GV <sub>DD</sub>	_
MDQ08	Data	AB5	I/O	GV <sub>DD</sub>	_
MDQ09	Data	AB6	I/O	GV <sub>DD</sub>	_
MDQ10	Data	AE4	I/O	GV <sub>DD</sub>	_
MDQ11	Data	AE6	I/O	GV <sub>DD</sub>	T —
MDQ12	Data	AA6	I/O	GV <sub>DD</sub>	_
MDQ13	Data	AB4	I/O	GV <sub>DD</sub>	_
MDQ14	Data	AC6	I/O	GV <sub>DD</sub>	_
MDQ15	Data	AD6	I/O	GV <sub>DD</sub>	_
MDQ16	Data	AF7	I/O	GV <sub>DD</sub>	_
MDQ17	Data	AF8	I/O	$GV_DD$	_
MDQ18	Data	AD11	I/O	GV <sub>DD</sub>	_
MDQ19	Data	AF11	I/O	$GV_DD$	_
MDQ20	Data	AE7	I/O	$GV_DD$	_
MDQ21	Data	AD7	I/O	$GV_DD$	_
MDQ22	Data	AD10	I/O	$GV_DD$	_
MDQ23	Data	AE10	I/O	GV <sub>DD</sub>	<b>T</b> —
MDQ24	Data	AC1	I/O	GV <sub>DD</sub>	<u> </u>
MDQ25	Data	AC2	I/O	GV <sub>DD</sub>	<u> </u>
MDQ26	Data	AF1	I/O	GV <sub>DD</sub>	<b>T</b> —
MDQ27	Data	AF2	I/O	GV <sub>DD</sub>	<u> </u>
MDQ28	Data	AC3	I/O	GV <sub>DD</sub>	_

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
MDQ63	Data	AD28	I/O	GV <sub>DD</sub>	_
MECC0	Error Correcting Code	AH2	I/O	GV <sub>DD</sub>	_
MECC1	Error Correcting Code	AF3	I/O	GV <sub>DD</sub>	_
MECC2	Error Correcting Code	AG5	I/O	GV <sub>DD</sub>	_
MECC3	Error Correcting Code	AH5	I/O	GV <sub>DD</sub>	_
MECC4	Error Correcting Code	AG1	I/O	GV <sub>DD</sub>	_
MECC5	Error Correcting Code	AG2	I/O	GV <sub>DD</sub>	_
MECC6	Error Correcting Code	AH4	I/O	GV <sub>DD</sub>	_
MECC7	Error Correcting Code	AF5	I/O	GV <sub>DD</sub>	_
MAPAR_ERR	Address Parity Error	AH8	I	GV <sub>DD</sub>	4
MAPAR_OUT	Address Parity Out	AG15	0	GV <sub>DD</sub>	_
MDM0	Data Mask	Y2	0	GV <sub>DD</sub>	_
MDM1	Data Mask	AC7	0	$GV_DD$	_
MDM2	Data Mask	AD8	0	$GV_DD$	_
MDM3	Data Mask	AD5	0	$GV_DD$	_
MDM4	Data Mask	AE17	0	$GV_DD$	_
MDM5	Data Mask	AH25	0	$GV_DD$	_
MDM6	Data Mask	AF22	0	$GV_DD$	_
MDM7	Data Mask	AE26	0	GV <sub>DD</sub>	_
MDM8	Data Mask	AF4	0	$GV_DD$	_
MDQS0	Data Strobe	AA2	I/O	GV <sub>DD</sub>	_
MDQS1	Data Strobe	AD3	I/O	$GV_DD$	_
MDQS2	Data Strobe	AE9	I/O	$GV_DD$	_
MDQS3	Data Strobe	AD1	I/O	$GV_DD$	_
MDQS4	Data Strobe	AD18	I/O	$GV_DD$	_
MDQS5	Data Strobe	AG24	I/O	$GV_DD$	_
MDQS6	Data Strobe	AE23	I/O	$GV_DD$	_
MDQS7	Data Strobe	AE28	I/O	$GV_DD$	_
MDQS8	Data Strobe	AH3	I/O	GV <sub>DD</sub>	_
MDQS0	Data Strobe	AA1	I/O	$GV_DD$	_
MDQS1	Data Strobe	AD4	I/O	$GV_DD$	_
MDQS2	Data Strobe	AD9	I/O	$GV_DD$	_
MDQS3	Data Strobe	AD2	I/O	$GV_DD$	_
MDQS4	Data Strobe	AD17	I/O	$GV_DD$	_

P2040 QorlQ Integrated Processor Hardware Specifications, Rev. 2

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
LVDD05	Ethernet Controller 1 and 2 Supply		_	LV <sub>DD</sub>	_
LVDD04	Ethernet Controller 1 and 2 Supply	E26	_	LV <sub>DD</sub>	_
LVDD03	Ethernet Controller 1 and 2 Supply	G20	_	LV <sub>DD</sub>	_
LVDD02	Ethernet Controller 1 and 2 Supply	H20	_	$LV_DD$	_
LVDD01	Ethernet Controller 1 and 2 Supply	J20	_	LV <sub>DD</sub>	_
POVDD	Fuse Programming Override Supply	U21	_	$POV_{DD}$	30
VDD_CA_PL78	Core Group A and Platform Supply	G9	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL77	Core Group A and Platform Supply	G11	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL76	Core Group A and Platform Supply	G13	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL75	Core Group A and Platform Supply	G15	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL74	Core Group A and Platform Supply	G17	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL73	Core Group A and Platform Supply	G19	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL72	Core Group A and Platform Supply	H9	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL71	Core Group A and Platform Supply	H11	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL70	Core Group A and Platform Supply	H13	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL69	Core Group A and Platform Supply	H15	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL68	Core Group A and Platform Supply	H17	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL67	Core Group A and Platform Supply	H19	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL66	Core Group A and Platform Supply	J9	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL65	Core Group A and Platform Supply	J11	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL64	Core Group A and Platform Supply	J13	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL63	Core Group A and Platform Supply	J15	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL62	Core Group A and Platform Supply	J17	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL61	Core Group A and Platform Supply	J19	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL60	Core Group A and Platform Supply	K9	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL59	Core Group A and Platform Supply	K11	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL58	Core Group A and Platform Supply	K13	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL57	Core Group A and Platform Supply	K15	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL56	Core Group A and Platform Supply	K17	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL55	Core Group A and Platform Supply	K19	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL54	Core Group A and Platform Supply	L9	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL53	Core Group A and Platform Supply	L11	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL52	Core Group A and Platform Supply	L13	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL51	Core Group A and Platform Supply	L15	_	$V_{DD\_CA\_PL}$	37

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
VDD_CA_PL50	Core Group A and Platform Supply	L17		V <sub>DD_CA_PL</sub>	37
VDD_CA_PL49	Core Group A and Platform Supply	L19	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL48	Core Group A and Platform Supply	M9	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL47	Core Group A and Platform Supply	M11	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL46	Core Group A and Platform Supply	M13	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL45	Core Group A and Platform Supply	M15	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL44	Core Group A and Platform Supply	M17	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL43	Core Group A and Platform Supply	M19	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL42	Core Group A and Platform Supply	N9	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL41	Core Group A and Platform Supply	N11	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL40	Core Group A and Platform Supply	N13		V <sub>DD_CA_PL</sub>	37
VDD_CA_PL39	Core Group A and Platform Supply	N15	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL38	Core Group A and Platform Supply	N17	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL37	Core Group A and Platform Supply	N19		V <sub>DD_CA_PL</sub>	37
VDD_CA_PL36	Core Group A and Platform Supply	P9	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL35	Core Group A and Platform Supply	P11	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL34	Core Group A and Platform Supply	P13		V <sub>DD_CA_PL</sub>	37
VDD_CA_PL33	Core Group A and Platform Supply	P15	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL32	Core Group A and Platform Supply	P17	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL31	Core Group A and Platform Supply	P19	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL30	Core Group A and Platform Supply	R9	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL29	Core Group A and Platform Supply	R11	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL28	Core Group A and Platform Supply	R13	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL27	Core Group A and Platform Supply	R15	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL26	Core Group A and Platform Supply	R17	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL25	Core Group A and Platform Supply	R19	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL24	Core Group A and Platform Supply	Т9	_	$V_{DD\_CA\_PL}$	37
VDD_CA_PL23	Core Group A and Platform Supply	T11	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL22	Core Group A and Platform Supply	T13	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL21	Core Group A and Platform Supply	T15	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL20	Core Group A and Platform Supply	T17	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL19	Core Group A and Platform Supply	T19	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL18	Core Group A and Platform Supply	U9	_	V <sub>DD_CA_PL</sub>	37
VDD_CA_PL17	Core Group A and Platform Supply	U11	_	V <sub>DD_CA_PL</sub>	37

P2040 QorlQ Integrated Processor Hardware Specifications, Rev. 2

#### Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
Reserve	_	AB20		GND	19

#### Note:

- 1. Recommend that a weak pull-up resistor (2–10 k $\Omega$ ) be placed on this pin to OV<sub>DD</sub>.
- 2. This pin is an open drain signal.
- 3. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-k $\Omega$  resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, then a pull up or active driver is needed.
- 4. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or it has other manufacturing test functions. This pin is therefore described as an I/O for boundary scan.
- Recommend that a weak pull-up resistor (2–10 kΩ) be placed on this pin to BV<sub>DD</sub> in order to ensure no random chip select assertion due to possible noise, etc.
- 6. This output is actively driven during reset rather than being three-stated during reset.
- 7. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 8. These pins are connected to the corresponding power and ground nets internally. They may be connected as a differential pair to be used by the voltage regulators with remote sense function. For Rev1.1 silicon, the better solution is to use the far sense pins relative to the power supply location, the other pair can be left as no connected. The DC power simulation should be done during the board layout process to approve the selected solution.
- 9. These pins may be connected to a thermal diode monitoring device such as the ADT7461A. If a thermal diode monitoring device is not connected, these pins may be connected to test point or left as a no connect.
- 10. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
- 11.Do not connect.
- 12. These are test signals for factory use only and must be pulled low (1  $K\Omega$ -2  $k\Omega$ ) to ground (GND) for normal machine operation.
- 13. Independent supplies derived from board V<sub>DD\_CA\_CB\_PL</sub> (core clusters, platform, DDR) or SV<sub>DD</sub> (SerDes).
- 14. Recommend that a pull-up resistor (1 K $\Omega$ ) be placed on this pin to OV<sub>DD</sub> if I<sup>2</sup>C interface is used.
- 15. This pin requires an external 1 KΩ pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
- 16.For DDR3 and DDR3L, D $n_{DDC}[0]$  is grounded through an 20- $\Omega$  (full-strength mode) or 40.2- $\Omega$  (half-strength mode) precision 1% resistor and D $n_{DD}[1]$  is connected to GVDD through an 20- $\Omega$  (full-strength mode) or 40.2- $\Omega$  (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR3 and DDR3L IOs.
- 17. These pins must be pulled up to 1.2 V through a 180  $\Omega \pm 1\%$  resistor for EM2\_MDC and a 330  $\Omega \pm 1\%$  resistor for EM2\_MDIO.
- 18. Pin has a weak internal pull-up.
- 19. These pins must be pulled to ground (GND).
- 20. Ethernet MII Management Interface 2 pins function as open drain I/Os. The interface shall conform to 1.2 V nominal voltage levels. LV<sub>DD</sub> must be powered to use this interface.
- 21. This pin requires a 200- $\Omega$  pull-up to XV<sub>DD</sub>.
- 22. This pin requires a 200- $\Omega$  pull-up to SV<sub>DD</sub>.
- 23. This GPIO pin is on LV<sub>DD</sub> power plane, not OV<sub>DD</sub>.
- 24. Functionally, this pin is an I/O, but may act as an output only or an input only depending on the pin mux configuration defined by the RCW.

25. See Section 3.6, "Connection Recommendations," for additional details on this signal.

Table 7. P2040 I/O Power Supply Estimated Values (continued)

IEEE 1588	_	LVdd (2.5V)	0.004	0.005	W	1,3,6
eLBC	32-bit, 100Mhz	BVdd (1.8V)	0.048	0.120	W	1,3,6
		BVdd (2.5V)	0.072	0.193		
		BVdd (3.3V)	0.120	0.277		
	16-bit, 100Mhz	BVdd (1.8V)	0.021	0.030	W	1,3,6
		BVdd (2.5V)	0.036	0.046		
		BVdd (3.3V)	0.057	0.076		
eSDHC	_	Ovdd (3.3V)	0.014	0.150	W	1,3,6
eSPI	_	CVdd (1.8V)	0.004	0.005	W	1,3,6
		CVdd (2.5V)	0.006	0.008		
		CVdd (3.3V)	0.010	0.013		
USB	_	USB_Vdd_3P3	0.012	0.015	W	1,3,6
I2C	_	OVdd (3.3V)	0.002	0.003	W	1,3,6
DUART	_	OVdd (3.3V)	0.006	0.008	W	1,3,6
GPIO	x8	OVdd (1.8V)	0.005	0.006	W	1,3,4,6
		OVdd (2.5V)	0.007	0.009		
		OVdd (3.3V)	0.009	0.011		
hers (Reset, System Clock, JTAG & Misc)	_	OVdd (3.3V)	0.003	0.015	W	1,3,4,6

#### Note:

- 1. The typical values are estimates and based on simulations at 65 °C.
- 2. Typical DDR power numbers are based on one 2-rank DIMM with 40% utilization.
- 3. Assuming 15 pF total capacitance load.
- 4. GPIO's are supported on 1.8 V, 2.5 V and 3.3 V rails as specified in the hardware specification.
- 5. Maximum DDR power numbers are based on one 2-rank DIMM with 100% utilization.
- 6. The maximum values are estimated and they are based on simulations at 105 °C. The values are not intended to be used as the maximum guranteed current.
- 7. The total power numbers of XVDD is dependent on customer application use case. This table lists all the SerDes configuration combination possible for the device. To get the XVDD power numbers, the user should add the combined lanes to match to the total SerDes lanes used, not simply multiply the power numbers by the number of lanes.

49

#### **Table 13. SYSCLK AC Timing Specifications**

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
SYSCLK frequency	f <sub>SYSCLK</sub>	67	_	133	MHz	1, 2
SYSCLK cycle time	t <sub>SYSCLK</sub>	7.5	_	15	ns	1, 2
SYSCLK duty cycle	t <sub>KHK</sub> /t <sub>SYSCLK</sub>	40	_	60	%	2
SYSCLK slew rate	_	1	_	4	V/ns	3
SYSCLK peak period jitter	_	_	_	±150	ps	_
SYSCLK jitter phase noise at – 56dBc	_	_	_	500	KHz	4
AC Input Swing Limits at 3.3 V OV <sub>DD</sub>	$\Delta V_{AC}$	1.9	_	_	V	_

#### Note:

- 1. **Caution:** The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequency, do not exceed their respective maximum or minimum operating frequencies.
- 2. Measured at the rising edge and/or the falling edge at  $OV_{DD} \div 2$ .
- 3. Slew rate as measured from  $\pm$  0.3  $\Delta V_{AC}$  at center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

## 2.6.2 Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter to diffuse the EMI spectral content. The jitter specification given in this table considers short-term (cycle-to-cycle) jitter only. The clock generator's cycle-to-cycle output jitter should meet the device input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns; the device is compatible with spread spectrum sources if the recommendations listed in this table are observed.

## **Table 14. Spread Spectrum Clock Source Recommendations**

For recommended operating conditions, see Table 3.

Parameter	Min	Max	Unit	Note
Frequency modulation	_	60	kHz	_
Frequency spread	_	1.0	%	1, 2

#### Note:

- 1. SYSCLK frequencies that result from frequency spreading and the resulting core frequency must meet the minimum and maximum specifications given in Table 13.
- 2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device.

#### **CAUTION**

The processor's minimum and maximum SYSCLK and core/platform/DDR frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated core/platform/DDR frequency should avoid violating the stated limits by using down-spreading only.

This figure shows the DDR3 and DDR3L SDRAM interface output timing for the MCK to MDQS skew measurement  $(t_{DDKHMH})$ .




Figure 10. t<sub>DDKHMH</sub> Timing Diagram

This figure shows the DDR3 and DDR3L SDRAM output timing diagram.




Figure 11. DDR3 and DDR3L Output Timing Diagram

## Table 43. eTSEC IEEE 1588 AC Timing Specifications (continued)


For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
-----------	--------	-----	-----	-----	------	------

#### Note:

- T<sub>RX\_CLK</sub> is the maximum clock period of eTSEC receiving clock selected by TMR\_CTRL[CKSEL]. See the chip reference manual for a description of TMR\_CTRL registers.
- 2. The maximum value of  $t_{T1588CLK}$  is not only defined by the value of  $t_{T1588CLK}$ , but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of  $t_{T1588CLK}$  is 2800, 280, and 56 ns, respectively.
- 3. It needs to be at least two times the clock period of the clock selected by TMR\_CTRL[CKSEL]. See the chip reference manual for a description of TMR\_CTRL registers.

This figure shows the data and command output AC timing diagram.



**Note:** The output delay is counted starting at the rising edge if t<sub>T1588CLKOUT</sub> is noninverting. Otherwise, it is counted starting at the falling edge.

Figure 18. eTSEC IEEE 1588 Output AC Timing

This figure shows the data and command input AC timing diagram.





Figure 19. eTSEC IEEE 1588 Input AC Timing

This figure shows how the AC timing diagram applies to GPCM. The same principle applies to UPM and FCM.



<sup>1</sup> t<sub>addr</sub> is programmable and determined by LCRR[EADC] and ORx[EAD].

Figure 22. GPCM Output Timing Diagram

# 2.15 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

## 2.15.1 eSDHC DC Electrical Characteristics

This table provides the eSDHC electrical characteristics.

## **Table 50. eSDHC Interface DC Electrical Characteristics**

For recommended operating conditions, see Table 3.

Characteristic	Symbol	Condition	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	_	$0.625 \times \text{CV}_{\text{DD}}$	_	V	1
Input low voltage	V <sub>IL</sub>	_	_	$0.25 \times \text{CV}_{\text{DD}}$	V	1
Input/output leakage current	I <sub>IN</sub> /I <sub>OZ</sub>	_	-50	50	μА	_
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -100 μA at CV <sub>DD</sub> min	$0.75 \times \text{CV}_{\text{DD}}$	1	V	_

 $<sup>^{2}</sup>$   $t_{arcs}$ ,  $t_{awcs}$ ,  $t_{aoe}$ ,  $t_{rc}$ ,  $t_{oen}$ ,  $t_{awe}$ ,  $t_{wc}$ ,  $t_{wen}$  are determined by ORx. See the chip reference manual.

79

This figure provides the JTAG clock input timing diagram.




Figure 26. JTAG Clock Input Timing Diagram




Figure 27. TRST Timing Diagram




Figure 28. Boundary-Scan Timing Diagram

# 2.18 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface.

# 2.18.1 I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the I<sup>2</sup>C interfaces.

# Table 56. $I^2C$ DC Electrical Characteristics (OV<sub>DD</sub> = 3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	0	0.4	V	2

## 2.19 **GPIO**

This section describes the DC and AC electrical characteristics for the GPIO interface.

## 2.19.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for GPIO pins operating at  $CV_{DD}$ ,  $LV_{DD}$  or  $OV_{DD} = 3.3 \text{ V}$ .

## Table 58. GPIO DC Electrical Characteristics ( $CV_{DD}$ , $LV_{DD}$ or $OV_{DD} = 3.3 \text{ V}$ )

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Input current (OV <sub>IN</sub> = 0 V or OV <sub>IN</sub> = OV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	_	V	_
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Note:

- 1. The min V<sub>IL</sub>and max V<sub>IH</sub> values are based on the min and max L/OV<sub>IN</sub> respective values found in Table 3.
- 2. The symbol  $V_{IN}$ , in this case, represents the L/OV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

This table provides the DC electrical characteristics for GPIO pins operating at  $CV_{DD}$  or  $LV_{DD} = 2.5 \text{ V}$ .

Table 59. GPIO DC Electrical Characteristics ( $CV_{DD}$  or  $LV_{DD} = 2.5 \text{ V}$ )

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.7	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.7	V	1
Input current (V <sub>IN</sub> = 0 V or V <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IN</sub>	_	±40	μΑ	2
Output high voltage (LV <sub>DD</sub> = min, $I_{OH} = -2 \text{ mA}$ )	V <sub>OH</sub>	2.0	_	V	_
Output low voltage (LV <sub>DD</sub> = min, I <sub>OH</sub> = 2 mA)	V <sub>OL</sub>	_	0.4	V	_

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.
- 2. The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below based on the application usage:

- Section 2.20.4, "PCI Express"
- Section 2.20.5, "Serial RapidIO (sRIO)"
- Section 2.20.6, "Aurora"
- Section 2.20.7, "Serial ATA (SATA)
- Section 2.20.8, "SGMII Interface"

## 2.20.4 PCI Express

This section describes the clocking dependencies, DC and AC electrical specifications for the PCI Express bus.

## 2.20.4.1 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a  $\pm 300$  ppm tolerance.

# 2.20.4.2 PCI Express Clocking Requirements for SD\_REF\_CLK*n* and SD\_REF\_CLK*n*

SerDes banks 1–2 (SD\_REF\_CLK[1:2] and SD\_REF\_CLK[1:2]) may be used for various SerDes PCI Express configurations based on the RCW configuration field SRDS\_PRTCL.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

## 2.20.4.3 PCI Express DC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

## 2.20.4.3.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 62. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output DC Specifications (XV<sub>DD</sub> = 1.5 V or 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential peak-to-peak output voltage	V <sub>TX-DIFFp-p</sub>	800	_	1200	mV	$V_{TX-DIFFp-p} = 2 \times  V_{TX-D+} - V_{TX-D-} $ See Note 1.
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO</sub>	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
DC differential Tx impedance	Z <sub>TX-DIFF-DC</sub>	80	100	120	Ω	Tx DC differential mode low Impedance

P2040 QorlQ Integrated Processor Hardware Specifications, Rev. 2

Table 65. PCI Express 2.0 (5 GT/s) Differential Receiver (Rx) Input DC Specifications (XV<sub>DD</sub> = 1.5 V or 1.8 V) (continued)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Electrical idle detect threshold	V <sub>RX-IDLE-DET-DIFFp-p</sub>	65	_	175		$\begin{array}{l} V_{RX\text{-IDLE-DET-DIFFp-p}} = \\ 2 \times IV_{RX\text{-D+}} - V_{RX\text{-D-}}I \\ \text{Measured at the package pins of the receiver} \end{array}$

#### Note:

- 1. Measured at the package pins with a test load of 50  $\Omega$  to GND on each pin.
- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 3. The Rx DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the Rx ground.

## 2.20.4.5 PCI Express AC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

## 2.20.4.5.1 PCI Express AC Physical Layer Transmitter Specifications

This section discusses the PCI Express AC physical layer transmitter specifications 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 66. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output AC Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Unit interval	UI	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. See note 1.
Minimum Tx eye width	T <sub>TX-EYE</sub>	0.75	_		UI	The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25$ UI. Does not include spread spectrum or RefCLK jitter. Includes device random jitter at $10^{-12}$ . See notes 2 and 3.
Maximum time between the jitter median and maximum deviation from the median	T <sub>TX-EYE-MEDIAN-</sub> to- MAX-JITTER	_	_	0.125	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{TX-DIFFp-p} = 0$ V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. See notes 2 and 3.
AC coupling capacitor	C <sub>TX</sub>	75	_	200	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See note 4.

Table 77. Aurora Receiver AC Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Typical	Max	Unit	Note
Unit Interval: 2.5 GBaud	UI	400 – 100 ppm	400	400 + 100 ppm	ps	_
Unit Interval: 3.125 GBaud	UI	320 – 100 ppm	320	320 + 100 ppm	ps	_
Unit Interval: 5.0 GBaud	UI	200 – 100 ppm	200	200 + 100 ppm	ps	_

#### Note:

- 1. Measured at receiver
- 2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 42. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

## 2.20.7 Serial ATA (SATA)

This section describes the DC and AC electrical specifications for the serial ATA (SATA) interface.

## 2.20.7.1 SATA DC Electrical Characteristics

This section describes the DC electrical characteristics for SATA.

## 2.20.7.1.1 SATA DC Transmitter Output Characteristics

This table provides the DC differential transmitter output DC characteristics for the SATA interface at Gen1i or 1.5 Gbits/s transmission.

Table 78. Gen1i/1.5G Transmitter (Tx) DC Specifications (XV<sub>DD</sub> = 1.5 V or 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Tx differential output voltage	V <sub>SATA_TXDIFF</sub>	400	_	600	mV p-p	1
Tx differential pair impedance	Z <sub>SATA_TXDIFFIM</sub>	85	100	115	Ω	2

#### Note:

- 1. Terminated by 50  $\Omega$  load.
- 2. DC impedance

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission.

Table 79. Gen 2i/3G Transmitter (Tx) DC Specifications (XV<sub>DD</sub> = 1.5 V or 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Tx diff output voltage	$V_{SATA\_TXDIFF}$	400	_	700	mV p-p	1
Tx differential pair impedance	Z <sub>SATA_TXDIFFIM</sub>	85	100	115	Ω	_

#### Note:

1. Terminated by 50  $\Omega$  load.

This table provides the differential receiver input AC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

## Table 86. Gen 2i/3G Receiver (Rx) AC Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Typical	Max	Unit	Note
Unit Interval	T <sub>UI</sub>	333.2167	333.3333	335.1167	ps	_
Total jitter f <sub>C3dB</sub> = f <sub>BAUD</sub> ÷ 10	U <sub>SATA_TXTJfB/10</sub>	_	_	0.46	UI p-p	1
Total jitter f <sub>C3dB</sub> = f <sub>BAUD</sub> ÷ 500	U <sub>SATA_TXTJfB/500</sub>	_	_	0.60	UI p-p	1
Total jitter f <sub>C3dB</sub> = f <sub>BAUD</sub> ÷ 1667	U <sub>SATA_TXTJfB/1667</sub>	_	_	0.65	UI p-p	1
Deterministic jitter, f <sub>C3dB</sub> = f <sub>BAUD</sub> ÷ 10	U <sub>SATA_TXDJfB/10</sub>	_	_	0.35	UI p-p	1
Deterministic jitter, f <sub>C3dB</sub> = f <sub>BAUD</sub> ÷ 500	U <sub>SATA_TXDJfB/500</sub>	_	_	0.42	UI p-p	1
Deterministic jitter, f <sub>C3dB</sub> = f <sub>BAUD</sub> ÷ 1667	U <sub>SATA_TXDJfB/1667</sub>	_	_	0.35	UI p-p	1

#### Note:

## 2.20.8 SGMII Interface

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of the device, as shown in Figure 44, where  $C_{TX}$  is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- $\Omega$  output impedance. Each input of the SerDes receiver differential pair features 50- $\Omega$  on-die termination to XGND. The reference circuit of the SerDes transmitter and receiver is shown in Figure 39.

# 2.20.8.0.1 SGMII Clocking Requirements for SD\_REF\_CLKn and SD\_REF\_CLKn

When operating in SGMII mode, the EC\_GTX\_CLK125 clock is not required for this port. Instead, a SerDes reference clock is required on SD\_REF\_CLK[1:2] and SD\_REF\_CLK[1:2] pins. SerDes banks 1–2 may be used for SerDes SGMII configurations based on the RCW Configuration field SRDS\_PRTCL.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

## 2.20.8.1 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

## 2.20.8.1.1 SGMII Transmit DC Timing Specifications

This table describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics for 1.25 GBaud. Transmitter DC characteristics are measured at the transmitter outputs  $(SD_TXn)$  and  $\overline{SD_TXn}$  as shown in Figure 45.

Table 87. SGMII DC Transmitter Electrical Characteristics (XV<sub>DD</sub> = 1.5 V or 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Output high voltage	V <sub>OH</sub>	_	_	1.5 x IV <sub>OD</sub> I <sub>-max</sub>	mV	1
Output low voltage	V <sub>OL</sub>	IV <sub>OD</sub> I <sub>-min</sub> /2	_	_	mV	1

P2040 QorlQ Integrated Processor Hardware Specifications, Rev. 2

<sup>1.</sup> Measured at receiver.

## 3.1.2 Platform to SYSCLK PLL Ratio

This table shows the allowed platform clock-to-SYSCLK ratios.

The chip platform clock frequency is always below 666 MHz frequencies; set the RCW configuration field SYS\_PLL\_CFG = 0b01.

Table 94. Platform to SYSCLK PLL Ratios

Binary Value of SYS_PLL_RAT	Platform:SYSCLK Ratio
0_0100	4:1
0_0101	5:1
0_0110	6:1
0_0111	7:1
0_1000	8:1
0_1001	9:1
All Others	Reserved

## 3.1.3 e500mc Core Cluster to SYSCLK PLL Ratio

The clock ratio between SYSCLK and each of the two core cluster PLLs is determined at power up by the binary value of the RCW field CCn\_PLL\_RAT. This table describes the supported ratios. Note that a core cluster PLL frequency targeting 1 GHz and above must set RCW field CCn\_PLL\_CFG = 0b00 for frequency targeting below 1 GHz set CCn\_PLL\_CFG = 0b01.

This table lists the supported Core Cluster to SYSCLK ratios.

Table 95. e500mc Core Cluster PLL to SYSCLK Ratios

Binary Value of CCn_PLL_RAT	Core Cluster:SYSCLK Ratio
0_1000	8:1
0_1001	9:1
0_1010	10:1
0_1011	11:1
0_1100	12:1
0_1101	13:1
0_1110	14:1
0_1111	15:1
1_0000	16:1
1_0001	17:1
1_0010	18:1
All Others	Reserved

isolation resistor will allow future access to  $\overline{TRST}$  in case a JTAG interface may need to be wired onto the system in future debug situations.

• No pull-up/pull-down is required for TDI, TMS, or TDO.




Figure 54. Legacy COP Connector Physical Pinout