

#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

-XF

Obsolete
PowerPC e500mc
4 Core, 32-Bit
1.5GHz
Security; SEC 4.2
DDR3, DDR3L
No
-
10/100/1000Mbps (5), 10Gbps (1)
SATA 3Gbps (2)
USB 2.0 + PHY (2)
1.0V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V
0°C ~ 105°C (TA)
Boot Security, Cryptography, Random Number Generator, Secure Fusebox
780-BBGA, FCBGA
780-FCPBGA (23x23)
https://www.e-xfl.com/pro/item?MUrl=&PartUrl=p2041nse1pnb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Pin Assignments and Reset States**

# Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND132	Ground	K12		—	—
GND131	Ground	K14		—	—
GND130	Ground	K16		_	—
GND129	Ground	K18		_	—
GND128	Ground	K21		—	—
GND127	Ground	L8		_	
GND126	Ground	L10		—	—
GND125	Ground	L12	_	—	
GND124	Ground	L14		—	—
GND123	Ground	L16		—	—
GND122	Ground	L18	_	—	
GND121	Ground	M2		—	—
GND120	Ground	M5		—	—
GND119	Ground	M8	_	—	—
GND118	Ground	M10		—	—
GND117	Ground	M12	—		—
GND116	Ground	M14	_	—	—
GND115	Ground	M16	—		—
GND114	Ground	M18	—		—
GND113	Ground	N8	—		—
GND112	Ground	N10	—		—
GND111	Ground	N12	—	_	—
GND110	Ground	N14	—		—
GND109	Ground	N16	—		—
GND108	Ground	N18			
GND107	Ground	N21	_		—
GND106	Ground	N25	_		—
GND105	Ground	P5			—
GND104	Ground	P8	_		—
GND103	Ground	P10	_		—
GND102	Ground	P12	—	_	—
GND101	Ground	P14	_	_	—
GND100	Ground	P16	—	—	—
GND099	Ground	P18	_		_

# Table 1. Pin List by Bus (continued)

Signal	Signal Signal Description Pack Pin Nu		Pin Type	Power Supply	Note
USB1_AGND01	USB1 PHY Transceiver GND	M28	—		
USB2_AGND06	USB2 PHY Transceiver GND	J22	—	_	
USB2_AGND05	USB2 PHY Transceiver GND	J24	—		
USB2_AGND04	USB2 PHY Transceiver GND	J26	—	—	—
USB2_AGND03	USB2 PHY Transceiver GND	K25	—	—	—
USB2_AGND02	USB2 PHY Transceiver GND	L25	—	—	—
USB2_AGND01	USB2 PHY Transceiver GND	M26	—		—
OVDD06	General I/O Supply	N20	—	$OV_{DD}$	—
OVDD05	General I/O Supply	P20	—	$OV_{DD}$	—
OVDD04	General I/O Supply	R20	—	$OV_{DD}$	—
OVDD03	General I/O Supply	T20	—	$OV_{DD}$	—
OVDD02	General I/O Supply	T26	—	$OV_{DD}$	—
OVDD01	General I/O Supply	W26	—	$OV_{DD}$	—
CVDD2	eSPI and eSDHC Supply	K20	—	$CV_{DD}$	—
CVDD1	eSPI and eSDHC Supply	M20	—	CV <sub>DD</sub>	—
GVDD17	DDR Supply	AA8	—	$\text{GV}_{\text{DD}}$	—
GVDD16	DDR Supply	AA9	—	GV <sub>DD</sub>	—
GVDD15	DDR Supply	AA10	—	$\mathrm{GV}_{\mathrm{DD}}$	—
GVDD14	DDR Supply	AA11	—	$\mathrm{GV}_\mathrm{DD}$	—
GVDD13	DDR Supply	AA12	—	GV <sub>DD</sub>	—
GVDD12	DDR Supply	AA13	—	$\mathrm{GV}_\mathrm{DD}$	—
GVDD11	DDR Supply	AA14	—	$\mathrm{GV}_\mathrm{DD}$	—
GVDD10	DDR Supply	AA15	—	GV <sub>DD</sub>	—
GVDD09	DDR Supply	AB13	—	$\mathrm{GV}_{\mathrm{DD}}$	—
GVDD08	DDR Supply	AB14	—	$\mathrm{GV}_\mathrm{DD}$	—
GVDD07	DDR Supply	AC13	—	$\mathrm{GV}_\mathrm{DD}$	—
GVDD06	DDR Supply	AC14	—	$\text{GV}_{\text{DD}}$	—
GVDD05	DDR Supply	AF6	—	$\text{GV}_{\text{DD}}$	—
GVDD04	DDR Supply	AF9	—	GV <sub>DD</sub>	—
GVDD03	DDR Supply	AF17	—	$\text{GV}_{\text{DD}}$	—
GVDD02	DDR Supply	AF20	—	$\mathrm{GV}_\mathrm{DD}$	—
GVDD01	DDR Supply	AF23	—	$\mathrm{GV}_\mathrm{DD}$	—
BVDD07	Local Bus Supply	J7	—	$BV_DD$	—
BVDD06	Local Bus Supply	K7	—	$BV_DD$	—

	Parameter	Symbol	Max Value	Unit	Note
eSPI, eSHDC, GPIO		CV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_
DDR3 and DDR3L DF	RAM I/O voltage	GV <sub>DD</sub>	–0.3 to 1.65	V	—
Enhanced local bus I/	O voltage	BV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	
SerDes core logic sup	oply and receivers	SV <sub>DD</sub>	-0.3 to 1.1	V	—
Pad power supply for	SerDes transceivers	XV <sub>DD</sub>	-0.3 to 1.98 -0.3 to 1.65	V	—
Ethernet I/O, Ethernet	t management interface 1 (EMI1), 1588, GPIO	LV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75	V	3
USB PHY transceiver	supply voltage	USB_V <sub>DD</sub> _3P3	-0.3 to 3.63	V	—
USB PHY PLL supply	voltage	USB_V <sub>DD</sub> _1P0	-0.3 to 1.1	V	—
Low Power Security M	Ionitor Supply	V <sub>DD_LP</sub>	-0.3 to 1.1	V	—
Input voltage <sup>7</sup>	DDR3 and DDR3L DRAM signals	MV <sub>IN</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 7
	DDR3 and DDR3L DRAM reference	MV <sub>REF</sub> n	–0.3 to (GV <sub>DD</sub> /2+ 0.3)	V	2, 7
	Ethernet signals, GPIO	LV <sub>IN</sub>	–0.3 to (LV <sub>DD</sub> + 0.3)	V	3, 7
	eSPI, eSHDC, GPIO	CVIN	–0.3 to (CV <sub>DD</sub> + 0.3)	V	4, 7
	Enhanced local bus signals	BVIN	–0.3 to (BV <sub>DD</sub> + 0.3)	V	5, 7
	DUART, I <sup>2</sup> C, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage	OV <sub>IN</sub>	–0.3 to (OV <sub>DD</sub> + 0.3)	V	6, 7
	SerDes signals	XV <sub>IN</sub>	–0.4 to (XV <sub>DD</sub> + 0.3)	V	7
	USB PHY transceiver signals	USB_V <sub>IN</sub> _3P3	-0.3 to (USB_V <sub>DD</sub> _3P3 + 0.3)	V	7
Storage junction temp	perature range	T <sub>stg</sub>	-55 to 150	°C	_

# Table 2. Absolute Operating Conditions<sup>1</sup> (continued)

# WARNING

Incorrect voltage select settings can lead to irreversible device damage. See Section 3.2, "Supply Power Default Setting."

# NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the  $V_{DD\_CA\_CB\_PL}$  supplies, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

# 2.3 Power Down Requirements

The power-down cycle must complete such that power supply values are below 0.4 V before a new power-up cycle can be started.

If performing secure boot fuse programming per Section 2.2, "Power Up Sequencing," it is required that  $POV_{DD} = GND$  before the system is power cycled (PORESET assertion) or powered down ( $V_{DD\_CA\_CB\_PL}$  ramp down) per the required timing specified in Table 5.

 $V_{DD\_CA\_CB\_PL}$  and USB\_ $V_{DD}$ \_1P0 must be ramped down simultaneously. USB\_ $V_{DD}$ \_1P8\_DECAP should starts ramping down only after USB\_ $V_{DD}$ \_3P3 is below 1.65 V.

# 2.4 Power Characteristics

This table shows the power dissipations of the  $V_{DD\_CA\_CB\_PL}$  supply for various operating platform clock frequencies versus the core and DDR clock frequencies.

Power Mode	Core Freq (MHz)	Plat Freq (MHz)	DDR Data Rate (MT/s)	FM Freq (MHz)	V <sub>DD_CA_CB_PL</sub> (V)	Junction Temp (°C)	Core & Platform Power <sup>1</sup> (W)	V <sub>DD_CA_CB_PL</sub> Power (W)	Core & Platform Power <sup>1</sup> (W)	V <sub>DD_CA_CB_PL</sub> Power (W)	SV <sub>DD</sub> Power (W)	Note
							Qua	ad Cores	Du	al Cores		
Typical	1200	600	1200	500	1.0	65	10.3	—	9.8	—	_	2, 3
Thermal						105	14.2	_	13.8	—	_	5, 7
Maximum							14.8	13.5	14.0	12.8	1.4	4, 6, 7
Typical	1000	533	1067	467	1.0	65	9.2	_	8.6	—	_	2, 3
Thermal						105	12.5	_	12.1	—	_	5, 7
Maximum							13.0	11.7	12.3	11.0	1.4	4, 6, 7
Typical	800	534	1067	467	1.0	65	9.0	_	8.4	—	_	2, 3
Thermal						105	12.2	_	12.0	_		5, 7
Maximum							12.6	11.4	12.1	10.9	1.4	4, 6, 7

# Table 6. Device Power Dissipation

IEEE 1588	—	LVdd (2.5V)	0.004	0.005	W	1,3,6
eLBC	32-bit, 100Mhz	BVdd (1.8V)	0.048	0.120	W	1,3,6
		BVdd (2.5V)	0.072	0.193		
		BVdd (3.3V)	0.120	0.277		
	16-bit, 100Mhz	BVdd (1.8V)	0.021	0.030	W	1,3,6
		BVdd (2.5V)	0.036	0.046		
		BVdd (3.3V)	0.057	0.076		
eSDHC	_	Ovdd (3.3V)	0.014	0.150	W	1,3,6
eSPI	—	CVdd (1.8V)	0.004	0.005	W	1,3,6
		CVdd (2.5V)	0.006	0.008		
		CVdd (3.3V)	0.010	0.013		
USB	_	USB_Vdd_3P3	0.012	0.015	W	1,3,6
I2C	_	OVdd (3.3V)	0.002	0.003	W	1,3,6
DUART	_	OVdd (3.3V)	0.006	0.008	W	1,3,6
GPIO	x8	OVdd (1.8V)	0.005	0.006	W	1,3,4,6
		OVdd (2.5V)	0.007	0.009		
		OVdd (3.3V)	0.009	0.011		
Others (Reset, System Clock, JTAG & Misc)	_	OVdd (3.3V)	0.003	0.015	W	1,3,4,6

## Table 7. P2040 I/O Power Supply Estimated Values (continued)

## Note:

1. The typical values are estimates and based on simulations at 65 °C.

2. Typical DDR power numbers are based on one 2-rank DIMM with 40% utilization.

3. Assuming 15 pF total capacitance load.

4. GPIO's are supported on 1.8 V, 2.5 V and 3.3 V rails as specified in the hardware specification.

5. Maximum DDR power numbers are based on one 2-rank DIMM with 100% utilization.

6. The maximum values are estimated and they are based on simulations at 105 °C. The values are not intended to be used as the maximum guranteed current.

7. The total power numbers of XVDD is dependent on customer application use case. This table lists all the SerDes configuration combination possible for the device. To get the XVDD power numbers, the user should add the combined lanes to match to the total SerDes lanes used, not simply multiply the power numbers by the number of lanes.



Figure 9. DDR3 and DDR3L SDRAM Interface Input Timing Diagram

# 2.9.2.2 DDR3 and DDDR3L SDRAM Interface Output AC Timing Specifications

This table provides the DDR3/DDR3L SDRAM output AC timing specifications.

## Table 27. DDR3 and DDR3L SDRAM Interface Output AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MCK[n] cycle time	t <sub>MCK</sub>	1.67	2.5	ns	2
ADDR/CMD output setup with respect to MCK	t <sub>DDKHAS</sub>			ns	3
1200 MT/s data rate		0.675			
1066 MT/s data rate		0.744	—		
800 MT/s data rate		0.917	—		
ADDR/CMD output hold with respect to MCK	t <sub>DDKHAX</sub>			ns	3
1200 MT/s data rate		0.675	—		
1066 MT/s data rate		0.744	—		
800 MT/s data rate		0.917	—		
MCS[n] output setup with respect to MCK	t <sub>DDKHCS</sub>			ns	3
1200 MT/s data rate		0.675	—		
1066 MT/s data rate		0.744	—		
800 MT/s data rate		0.917	—		
MCS[n] output hold with respect to MCK	t <sub>DDKHCX</sub>			ns	3
1200 MT/s data rate		0.675	—		
1066 MT/s data rate		0.744			
800 MT/s data rate		0.917			

# 2.12.2.2 RGMII AC Timing Specifications

This table shows the RGMII AC timing specifications.

## Table 37. RGMII AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Note
Data to clock output skew (at transmitter)	t <sub>SKRGT_TX</sub>	-500	0	500	ps	5
Data to clock input skew (at receiver)	t <sub>SKRGT_RX</sub>	1.0	—	2.8	ns	2
Clock period duration	t <sub>RGT</sub>	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t <sub>RGTH</sub> /t <sub>RGT</sub>	40	50	60	%	3, 4
Duty cycle for Gigabit	t <sub>RGTH</sub> /t <sub>RGT</sub>	45	50	55	%	—
Rise time (20%–80%)	t <sub>RGTR</sub>	—	—	0.75	ns	—
Fall time (20%–80%)	t <sub>RGTF</sub>	—	—	0.75	ns	—

#### Note:

 In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

 This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.

3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.

4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.

5. The frequency of RX\_CLK should not exceed the frequency of GTX\_CLK125 by more than 300ppm.

# 2.13 USB

This section provides the AC and DC electrical specifications for the USB interface.

# 2.13.1 USB DC Electrical Characteristics

This table provides the DC electrical characteristics for the USB interface at  $USB_VDD_3P3 = 3.3 V$ .

## Table 44. USB DC Electrical Characteristics (USB\_V<sub>DD</sub>\_3P3 = 3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage <sup>1</sup>	V <sub>IH</sub>	2.0	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.8	V	1
Input current (USB_V <sub>IN</sub> _3P3 = 0 V or USB_V <sub>IN</sub> _3P3 = USB_V <sub>DD</sub> _3P3)	I <sub>IN</sub>	_	±40	μA	2
Output high voltage (USB_V <sub>DD</sub> _3P3 = min, $I_{OH} = -2 \text{ mA}$ )	V <sub>OH</sub>	2.8	—	V	
Output low voltage (USB_V <sub>DD</sub> _3P3 = min, $I_{OL}$ = 2 mA)	V <sub>OL</sub>	—	0.3	V	

Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max USB\_ $V_{IN}$ \_3P3 values found in Table 3.
- The symbol USB\_V<sub>IN</sub>\_3P3, in this case, represents the USB\_V<sub>IN</sub>\_3P3 symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

# 2.13.2 USB AC Electrical Specifications

This table provides the USB clock input (USBn\_CLKIN) AC timing specifications.

## Table 45. USB\_CLK\_IN AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Condition	Symbol	Min	Тур	Max	Unit	Note
Frequency range	_	f <sub>USB_CLK_IN</sub>	_	24	_	MHz	_
Rise/Fall time	Measured between 10% and 90%	t <sub>USRF</sub>			6	ns	1
Clock frequency tolerance	_	t <sub>CLK_TOL</sub>	-0.005	0	0.005	%	—
Reference clock duty cycle	Measured at 1.6 V	t <sub>CLK_DUTY</sub>	40	50	60	%	—
Total input jitter/time interval error	RMS value measured with a second-order, high-pass filter of 500-kHz bandwidth	t <sub>CLK_PJ</sub>	—	_	5	ps	—

Note:

1. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.



This figure shows the AC timing diagram of the local bus interface.

Figure 21. Enhanced Local Bus Signals

Figure 22 applies to all three controllers that eLBC supports: GPCM, UPM, and FCM.

For input signals, the AC timing data is used directly for all three controllers.

For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by  $t_{acs}$  (0, <sup>1</sup>/<sub>4</sub>, <sup>1</sup>/<sub>2</sub>, 1, 1 + <sup>1</sup>/<sub>4</sub>, 1 + <sup>1</sup>/<sub>2</sub>, 2, 3 cycles), so the final delay is  $t_{acs} + t_{LBKLOV}$ .

# 2.17.2 JTAG AC Timing Specifications

This table provides the JTAG AC timing specifications as defined in Figure 25 through Figure 28.

## Table 55. JTAG AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	_
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	—
JTAG external clock pulse width measured at OVDD/2 V	t <sub>JTKHKL</sub>	15	—	ns	—
JTAG external clock rise and fall times	t <sub>JTGR</sub> /t <sub>JTGF</sub>	0	2	ns	—
TRST assert time	t <sub>TRST</sub>	25	—	ns	2
Input setup times Boundary-scan USB only Boundary (except USB) TDI, TMS	<sup>t</sup> jtdvkh	14 4 4	_	ns	_
Input hold times	t <sub>JTDXKH</sub>	10	—	ns	_
Output valid times Boundary-scan data TDO	t <sub>jtkldv</sub>	_	15 10	ns	3
Output hold times	t <sub>JTKLDX</sub>	0	—	ns	3

Note:

The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

- 2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- All outputs are measured from the midpoint voltage of the falling edge of t<sub>TCLK</sub> to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

This figure provides the AC test load for TDO and the boundary-scan outputs of the device.



Figure 25. AC Test Load for the JTAG Interface

# Table 56. I<sup>2</sup>C DC Electrical Characteristics ( $OV_{DD} = 3.3 V$ ) (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Мах	Unit	Note
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	Ι <sub>Ι</sub>	-40	40	μA	4
Capacitance for each I/O pin	CI	_	10	pF	

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.
- 2. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 3. See the chip reference manual for information about the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if OV<sub>DD</sub> is switched off.

# 2.18.2 I<sup>2</sup>C AC Electrical Specifications

This table provides the I<sup>2</sup>C AC timing specifications.

# Table 57. I<sup>2</sup>C AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz	2
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μS	_
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μS	—
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μS	—
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	—	μS	—
Data setup time	t <sub>I2DVKH</sub>	100	—	ns	_
Data input hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>i2DXKL</sub>	0		μS	3
Data output delay time	t <sub>I2OVKL</sub>	—	0.9	μS	4
Setup time for STOP condition	t <sub>I2PVKH</sub>	0.6	—	μS	_
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	—	μS	—

# Table 57. I<sup>2</sup>C AC Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$	_	V	_
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$	_	V	_
Capacitive load for each bus line	Cb	_	400	pF	

Note:

- The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the time that the data with respect to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time.
  </sub>
- The requirements for I<sup>2</sup>C frequency calculation must be followed. Refer to Freescale application note AN2919, "Determining the I2C Frequency Divider Ratio for SCL."
- 3. As a transmitter, the device provides a delay time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the device acts as the I<sup>2</sup>C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the device does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the device as transmitter, application note AN2919 referred to in note 2 above is recommended.
- 4. The maximum t<sub>I2OVKL</sub> must be met only if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.

This figure provides the AC test load for the  $I^2C$ .



Figure 29. I<sup>2</sup>C AC Test Load

This figure shows the AC timing diagram for the I<sup>2</sup>C bus.



Figure 30. I<sup>2</sup>C Bus AC Timing Diagram

# Table 65. PCI Express 2.0 (5 GT/s) Differential Receiver (Rx) Input DC Specifications (XV<sub>DD</sub> = 1.5 V or 1.8 V)(continued)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Electrical idle detect threshold	V <sub>RX-IDLE-DET-DIFFp-p</sub>	65	_	175	mV	$V_{RX-IDLE-DET-DIFFp-p} = 2 \times  V_{RX-D+} - V_{RX-D} $ Measured at the package pins of the receiver

## Note:

1. Measured at the package pins with a test load of 50  $\Omega$  to GND on each pin.

- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 3. The Rx DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the Rx ground.

# 2.20.4.5 PCI Express AC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

# 2.20.4.5.1 PCI Express AC Physical Layer Transmitter Specifications

This section discusses the PCI Express AC physical layer transmitter specifications 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) AC specifications for the differential output at all transmitters. The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

# Table 66. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output AC Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Unit interval	UI	399.88	400	400.12	ps	Each UI is 400 ps $\pm$ 300 ppm. UI does not account for spread spectrum clock dictated variations. See note 1.
Minimum Tx eye width	T <sub>TX-EYE</sub>	0.75	_	_	UI	The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.25$ UI. Does not include spread spectrum or RefCLK jitter. Includes device random jitter at 10 <sup>-12</sup> . See notes 2 and 3.
Maximum time between the jitter median and maximum deviation from the median	T <sub>TX-EYE-MEDIAN-</sub> to- MAX-JITTER			0.125	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{TX-DIFFp-p} = 0$ V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. See notes 2 and 3.
AC coupling capacitor	C <sub>TX</sub>	75		200	nF	All transmitters must be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See note 4.

• The use of active circuits in the receiver, often referred to as adaptive equalization.

# 2.20.5.3 Serial RapidIO Clocking Requirements for SD\_REF\_CLK*n* and SD\_REF\_CLK*n*

SerDes bank 1 (SD\_REF\_CLK1 and SD\_REF\_CLK1) may be used for various SerDes Serial RapidIO configurations based on the RCW configuration field SRDS\_PRTCL. Serial RapidIO is not supported on SerDes banks 2.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

# 2.20.5.4 DC Requirements for Serial RapidIO

This section explains the DC requirements for the Serial RapidIO interface.

# 2.20.5.4.1 DC Serial RapidIO Timing Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section.

The differential return loss, S11, of the transmitter in each case is better than the following:

- $-10 \text{ dB for (Baud Frequency)} \div 10 < \text{Freq(f)} < 625 \text{ MHz}$
- $-10 \text{ dB} + 10\log(f \div 625 \text{ MHz}) \text{ dB}$  for  $625 \text{ MHz} \le \text{Freq}(f) \le \text{Baud}$  Frequency

The reference impedance for the differential return loss measurements is  $100-\Omega$  resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging, and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels.

It is recommended that the 20%–80% rise/fall time of the transmitter, as measured at the transmitter output, have a minimum value 60 ps in each case.

It is recommended that the timing skew at the output of an LP-Serial transmitter between the two signals that comprise a differential pair not exceed 20 ps at 2.50 GBaud and 15 ps at 3.125 GBaud and XX ps at 5 GBaud.

This table defines the transmitter DC specifications for Serial RapidIO operating at  $XV_{DD} = 1.5$  V or 1.8 V.

# Table 70. Serial RapidIO Transmitter DC Timing Specifications—2.5 GBaud, 3.125 GBaud, 5 GBaud

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Output voltage	V <sub>O</sub>	-0.40	_	2.30	V	1
Long-run differential output voltage	V <sub>DIFFPP</sub>	800	_	1600	mV p-p	—
Short-run differential output voltage	V <sub>DIFFPP</sub>	500	_	1000	mV p-p	—

Note:

1. Voltage relative to COMMON of either signal comprising a differential pair.

# 2.20.5.4.2 DC Serial RapidIO Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section.

Receiver input impedance results in a differential return loss better than 10 dB and a common mode return loss better than 6 dB from 100 MHz to  $(0.8) \times (Baud Frequency)$ . This includes contributions from on-chip circuitry, the chip package, and any off-chip components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100- $\Omega$  resistive for differential return loss and 25- $\Omega$  resistive for common mode.





Figure 42. Single-Frequency Sinusoidal Jitter Limits

# 2.20.6 Aurora

This section describes the Aurora clocking requirements and AC and DC electrical characteristics.

# 2.20.6.1 Aurora DC Electrical Characteristics

This section describes the DC electrical characteristics for Aurora.

# 2.20.6.1.1 Aurora DC Clocking Requirements for SD\_REF\_CLK*n* and SD\_REF\_CLK*n*

Only SerDes bank 2(SD\_REF\_CLK2 and SD\_REF\_CLK2) may be used for SerDes Aurora configurations based on the RCW configuration field SRDS\_PRTCL. Aurora is not supported on SerDes banks 1.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

# 2.20.6.1.2 Aurora Transmitter DC Electrical Characteristics

This table provides the Aurora transmitter DC electrical characteristics (XVDD = 1.5 V or 1.8 V).

# Table 74. Aurora Transmitter DC Electrical Characteristics (XV<sub>DD</sub> = 1.5 V or 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Typical	Мах	Unit
Differential output voltage	V <sub>DIFFPP</sub>	800	—	1600	mV p-p

# Table 87. SGMII DC Transmitter Electrical Characteristics (XV<sub>DD</sub> = 1.5 V or 1.8 V) (continued)

For recommended operating conditions, see Table 3.

					1	
Parameter	Symbol	Min	Тур	Max	Unit	Note
Output differential voltage <sup>2, 3, 4</sup> ( $XV_{DD-Typ}$ at 1.5 V and 1.8 V)	IV <sub>OD</sub> I	320	500.0	725.0	mV	B(1-2)TECR(lane)0[AMP_RED] =0b000000
		293.8	459.0	665.6		B(1-2)TECR(lane)0[AMP_RED] =0b000010
		266.9	417.0	604.7		B(1-2)TECR(lane)0[AMP_RED] =0b000101
		240.6	376.0	545.2		B(1-2)TECR(lane)0[AMP_RED] =0b001000
		213.1	333.0	482.9		B(1-2)TECR(lane)0[AMP_RED] =0b001100
		186.9	292.0	423.4		B(1-2)TECR(lane)0[AMP_RED] =0b001111
		160.0	250.0	362.5		B(1-2)TECR(lane)0[AMP_RED] =0b010011
Output impedance (single-ended)	R <sub>O</sub>	40	50	60	Ω	_

#### Note:

1. This does not align to DC-coupled SGMII.

- 2.  $V_{OD}| = |V_{SD_TXn} V_{\overline{SD_TXn}}|$ .  $|V_{OD}|$  is also referred to as output differential peak voltage.  $V_{TX-DIFFp-p} = 2^*|V_{OD}|$ .
- 3. Example amplitude reduction setting for SGMII on SerDes bank 1 lane E: B1TECRE0[AMP\_RED] = 0b000010 for an output differential voltage of 459 mV typical.
- The IV<sub>OD</sub> value shown in the Typ column is based on the condition of XVDD\_SRDSn-Typ = 1.5 V or 1.8 V, no common mode offset variation. SerDes transmitter is terminated with 100-Ω differential load between SD\_TXn and SD\_TXn.





# 3.1.2 Platform to SYSCLK PLL Ratio

This table shows the allowed platform clock-to-SYSCLK ratios.

The chip platform clock frequency is always below 666 MHz frequencies; set the RCW configuration field SYS\_PLL\_CFG = 0b01.

Binary Value of SYS_PLL_RAT	Platform:SYSCLK Ratio
0_0100	4:1
0_0101	5:1
0_0110	6:1
0_0111	7:1
0_1000	8:1
0_1001	9:1
All Others	Reserved

Table 94. Platform to SYSCLK PLL Ratios

# 3.1.3 e500mc Core Cluster to SYSCLK PLL Ratio

The clock ratio between SYSCLK and each of the two core cluster PLLs is determined at power up by the binary value of the RCW field CCn\_PLL\_RAT. This table describes the supported ratios. Note that a core cluster PLL frequency targeting 1 GHz and above must set RCW field CCn\_PLL\_CFG = 0b00 for frequency targeting below 1 GHz set CCn\_PLL\_CFG = 0b01.

This table lists the supported Core Cluster to SYSCLK ratios.

Binary Value of CCn_PLL_RAT	Core Cluster:SYSCLK Ratio
0_1000	8:1
0_1001	9:1
0_1010	10:1
0_1011	11:1
0_1100	12:1
0_1101	13:1
0_1110	14:1
0_1111	15:1
1_0000	16:1
1_0001	17:1
1_0010	18:1
All Others	Reserved

Table 95. e500mc Core Cluster PLL to SYSCLK Ratios

## Hardware Design Considerations

See Section 19.4 "LP-Serial Signal Descriptions," in the chip reference manual for Serial RapidIO interface width and frequency details.

# 3.1.7 SerDes PLL Ratio

The clock ratio between each of the three SerDes PLLs and their respective externally supplied SD\_REF\_CLK*n*/SD\_REF\_CLK*n* inputs is determined by the binary value of the RCW Configuration field SRDS\_RATIO\_B*n* as shown in this table. Furthermore, each SerDes lane grouping can be run at a SerDes PLL frequency divider determined by the binary value of the RCW field SRDS\_DIV\_B*n* as shown in Table 103.

This table lists the supported SerDes PLL Bank *n* to SD\_REF\_CLK*n* ratios.

Binary Value of	SRDS_PLL_ <i>n</i> :SD_REF_CLK <i>n</i> Ratio				
SRDS_RATIO_B1	<i>n</i> = 1 (Bank)	<i>n</i> = 2 (Bank 2)			
000	Reserved	Reserved			
001	Reserved	20:1			
010	25:1	25:1			
011	40:1	40:1			
100	50:1	50:1			
101	Reserved	24:1			
110	Reserved	30:1			
All Others	Reserved	Reserved			

Table 101. SerDes PLL Bank *n* to SD\_REF\_CLK*n* Ratios

These tables list the supported SerDes PLL dividers.

This table shows the PLL divider support for each pair of lanes on SerDes Bank 1.

Table 102. SerDes Bank 1 PLL Dividers

Binary Value of SRDS_DIV_B1[0:4]	SerDes Bank 1 PLL Divider
0b0	Divide by 1 off Bank 1 PLL
0b1	Divide by 2 off Bank 1 PLL

Note: 1 bit (of 5 total SRDS\_DIV\_B1 bits) controls each pair of lanes.

This table shows the PLL dividers supported for each 4-lane for SerDes Banks 2.

Table 103. SerDes Banks 2 PLL Dividers

Binary Value of SRDS_DIV_B2	SerDes Bank 2 PLL Divider
0b0	Divide by 1 off Bank 2 PLL
0b1	Divide by 2 off Bank <i>2</i> PLL

**Note:** 1 bit controls all four lanes of bank 2.

# 3.1.8 Frame Manager (FMan) Clock Select

The Frame Managers (FM) can each be synchronous to the platform.

## Hardware Design Considerations

Signals	Value (Binary)	VDD Voltage Selection		
		BVDD	CVDD	LVDD
IO_VSEL[0:4] Default (0_0000)	0_000	3.3 V	3.3 V	3.3 V
	0_0001			2.5 V
	0_0010			Reserved
	0_0011	3.3 V	2.5 V	3.3 V
	0_0100			2.5 V
	0_0101			Reserved
	0_0110	3.3 V	1.8 V	3.3 V
	0_0111			2.5 V
	0_1000			Reserved
	0_1001	2.5 V	3.3 V	3.3 V
	0_1010			2.5 V
	0_1011			Reserved
	0_1100	2.5 V	2.5 V	3.3 V
	0_1101			2.5 V
	0_1110			Reserved
	0_1111	2.5 V	1.8 V	3.3 V
	1_0000			2.5 V
	1_0001			Reserved
	1_0010	1.8 V	3.3 V	3.3 V
	1_0011			2.5 V
	1_0100			Reserved
	1_0101	1.8 V	2.5 V	3.3 V
	1_0110			2.5 V
	1_0111			Reserved
	1_1000	1.8 V	1.8 V	3.3 V
	1_1001			2.5 V
	1_1010			Reserved
	1_1011	3.3 V	3.3 V	3.3 V
	1_1100			
	1_1101			
	1_1110			
	1_1111			

# Table 105. I/O Voltage Selection

#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and QorlQ are trademarks of Freescale Semiconductor, Inc. Reg., U.S. Pat. & Tm. Off. CoreNet is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2010–2013 Freescale Semiconductor, Inc.

Document Number: P2040EC Rev. 2 02/2013



