

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

-XF

Product Status	Obsolete
Core Processor	PowerPC e500mc
Number of Cores/Bus Width	4 Core, 32-Bit
Speed	1.3GHz
Co-Processors/DSP	Security; SEC 4.2
RAM Controllers	DDR3, DDR3L
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (5), 10Gbps (1)
SATA	SATA 3Gbps (2)
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.0V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Boot Security, Cryptography, Random Number Generator, Secure Fusebox
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FCPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p2041nse7nnc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note		
EC1_RXD1/TSEC_1588_TRIG_IN2	Receive Data	A27	I	LV <sub>DD</sub>	25		
EC1_RXD0/TSEC_1588_TRIG_IN1	Receive Data	B28	I	LV <sub>DD</sub>	25		
EC1_RX_DV/EC_XTRNL_RX_STMP1	Receive Data Valid	A25	I	LV <sub>DD</sub>	25		
EC1_RX_CLK/EC_XTRNL_RX_STMP2	Receive Clock	C24	I	LV <sub>DD</sub>	25		
	Three-Speed Ethernet Controller 2						
EC2_TXD3	Transmit Data	G28	0	LV <sub>DD</sub>	_		
EC2_TXD2	Transmit Data	G26	0	LV <sub>DD</sub>	—		
EC2_TXD1	Transmit Data	G27	0	LV <sub>DD</sub>	—		
EC2_TXD0	Transmit Data	G25	0	LV <sub>DD</sub>	—		
EC2_TX_EN	Transmit Enable	F28	0	LV <sub>DD</sub>	15		
EC2_GTX_CLK	Transmit Clock Out (RGMII)	E28	0	LV <sub>DD</sub>	24		
EC2_RXD3	Receive Data	D28	I	LV <sub>DD</sub>	25		
EC2_RXD2	Receive Data	E27	I	LV <sub>DD</sub>	25		
EC2_RXD1	Receive Data	E25	I	LV <sub>DD</sub>	24, 25		
EC2_RXD0	Receive Data	F26	I	LV <sub>DD</sub>	24, 25		
EC2_RX_DV	Receive Data Valid	D25	I	LV <sub>DD</sub>	25		
EC2_RX_CLK	Receive Clock	F25	I	LV <sub>DD</sub>	25		
	UART				<u>.</u>		
UART1_SOUT/GPIO8	Transmit Data	R23	0	$OV_{DD}$	24		
UART2_SOUT/GPIO9	Transmit Data	P26	0	$OV_{DD}$	24		
UART1_SIN/GPIO10	Receive Data	R26	I	$OV_{DD}$	24		
UART2_SIN/GPIO11	Receive Data	P27	I	$OV_{DD}$	24		
UART1_RTS/UART3_SOUT/GPIO12	Ready to Send	P24	0	$OV_{DD}$	24		
UART2_RTS/UART4_SOUT/GPIO13	Ready to Send	P25	0	$OV_{DD}$	24		
UART1_CTS/UART3_SIN/GPIO14	Clear to Send	R25	I	$OV_{DD}$	24		
UART2_CTS/UART4_SIN/GPIO15	Clear to Send	P23	I	$OV_{DD}$	24		
I <sup>2</sup> C Interface							
IIC1_SCL	Serial Clock	AC25	I/O	$OV_{DD}$	2, 14		
IIC1_SDA	Serial Data	AC28	I/O	OV <sub>DD</sub>	2, 14		
IIC2_SCL	Serial Clock	W25	I/O	$OV_{DD}$	2, 14		
IIC2_SDA	Serial Data	AA25	I/O	$OV_{DD}$	2, 14		
IIC3_SCL/GPIO16/M1DVAL/LB_DVAL/ DMA1_DACK0/SDHC_CD	Serial Clock	AB23	I/O	$OV_{DD}$	2, 14		

**Pin Assignments and Reset States** 

Table 1.	Pin	List b	y Bus	(continued)
				(

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
IIC3_SDA/GPIO17/M1SRCID0/LB_SRCID0	Serial Data	AB26	I/O	$OV_{DD}$	2, 14
/ DMA1_DDONE0/SDHC_WP					
IIC4_SCL/EVT5/M1SRCID1/LB_SRCID1/ GPIO18/DMA1_DREQ0	Serial Clock	AC23	I/O	OV <sub>DD</sub>	2, 14
IIC4_SDA/EVT6/M1SRCID2/ LB_SRCID2/GPIO19	Serial Data	V24	I/O	OV <sub>DD</sub>	2, 14
SerDes (x10	) PCI Express, Serial RapidIO, Aurora, 10	GE, 1GE	, , , , , , , , , , , , , , , , , , , ,		
SD_TX13	Transmit Data (positive)	C20	0	XV <sub>DD</sub>	_
SD_TX12	Transmit Data (positive)	C18	0	XV <sub>DD</sub>	
SD_TX11	Transmit Data (positive)	D16	0	XV <sub>DD</sub>	—
SD_TX10	Transmit Data (positive)	C14	0	$XV_{DD}$	—
SD_TX07	Transmit Data (positive)	C12	0	XV <sub>DD</sub>	—
SD_TX06	Transmit Data (positive)	C10	0	$XV_{DD}$	—
SD_TX05	Transmit Data (positive)	C8	0	$XV_{DD}$	—
SD_TX04	Transmit Data (positive)	B4	0	$XV_{DD}$	—
SD_TX03	Transmit Data (positive)	F3	0	$XV_{DD}$	—
SD_TX02	Transmit Data (positive)	G5	0	$XV_{DD}$	—
SD_TX13	Transmit Data (negative)	D20	0	$XV_{DD}$	—
SD_TX12	Transmit Data (negative)	D18	0	$XV_{DD}$	—
SD_TX11	Transmit Data (negative)	C16	0	$XV_{DD}$	—
SD_TX10	Transmit Data (negative)	D14	0	$XV_{DD}$	—
SD_TX07	Transmit Data (negative)	D12	0	$XV_{DD}$	—
SD_TX06	Transmit Data (negative)	D10	0	$XV_{DD}$	—
SD_TX05	Transmit Data (negative)	D8	0	$XV_{DD}$	—
SD_TX04	Transmit Data (negative)	B5	0	$XV_{DD}$	—
SD_TX03	Transmit Data (negative)	F4	0	$XV_{DD}$	—
SD_TX02	Transmit Data (negative)	G6	0	$XV_{DD}$	—
SD_RX13	Receive Data (positive)	B21	I	XV <sub>DD</sub>	—
SD_RX12	Receive Data (positive)	B19	I	$XV_{DD}$	—
SD_RX11	Receive Data (positive)	B15	I	$XV_{DD}$	—
SD_RX10	Receive Data (positive)	A13	I	$XV_{DD}$	—
SD_RX07	Receive Data (positive)	B11	I	$XV_{DD}$	—
SD_RX06	Receive Data (positive)	B9	I	$XV_{DD}$	
SD_RX05	Receive Data (positive)	B7	I	$XV_{DD}$	_

#### **Pin Assignments and Reset States**

### Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND064	Ground	V16	—	—	—
GND063	Ground	V17	—	—	_
GND062	Ground	V19	—	—	_
GND061	Ground	V21	—	—	_
GND060	Ground	V23	—	—	_
GND059	Ground	V27	—	—	_
GND058	Ground	W2	—		—
GND057	Ground	W5	—		_
GND056	Ground	W8	—	—	—
GND055	Ground	W10	—	—	—
GND054	Ground	W12	—		_
GND053	Ground	W14	—	—	—
GND052	Ground	W17	—	—	—
GND051	Ground	W19	—		_
GND050	Ground	W21	—		—
GND049	Ground	W23	—		—
GND048	Ground	Y6	—		—
GND047	Ground	Y7	—	—	—
GND046	Ground	Y8	—		—
GND045	Ground	Y10	—		—
GND044	Ground	Y12	—		—
GND043	Ground	Y14	—		—
GND042	Ground	Y16	—		—
GND041	Ground	Y17	—		—
GND040	Ground	Y19	—		—
GND039	Ground	Y22	—		—
GND038	Ground	AA5	—		—
GND037	Ground	AA7	—	_	—
GND036	Ground	AA17	—		—
GND035	Ground	AA19	—	—	—
GND034	Ground	AA24	—	—	—
GND033	Ground	AA27	—	—	
GND032	Ground	AB2	—		—
GND031	Ground	AB9	—	—	

**Pin Assignments and Reset States** 

Tahla	1	Din	l iet	hv	Rue /	(continued)
lable	۰.	гш	LISU	Dy	DUS (	(continued)

Signal	Signal Description	n Package Pin Number T		Power Supply	Note
GND030	Ground	AB10	—		—
GND029	Ground	AB11	—		—
GND028	Ground	AB12	_		—
GND027	Ground	AB15	—		—
GND026	Ground	AB22	—		—
GND025	Ground	AC5	—	—	—
GND024	Ground	AC17	—	—	—
GND023	Ground	AC20	—		—
GND022	Ground	AC26	—	—	—
GND021	Ground	AD12	—		—
GND020	Ground	AD15	—	_	_
GND019	Ground	AE2	—	—	—
GND018	Ground	AE5	—	—	—
GND017	Ground	AE8	_		—
GND016	Ground	AE11	—	—	—
GND015	Ground	AE15	—	—	—
GND014	Ground	AE18	—		—
GND013	Ground	AE21	—		—
GND012	Ground	AE24	_		—
GND011	Ground	AE27	—		—
GND010	Ground	AF13	_		—
GND009	Ground	AF14	_		—
GND008	Ground	AG4	—		—
GND007	Ground	AG7	_		—
GND006	Ground	AG10	_		—
GND005	Ground	AG19	—		—
GND004	Ground	AG22	—	—	—
GND003	Ground	AG25	—		—
GND002	Ground	AH12	_		—
GND001	Ground	AH15	—		—
XGND12	SerDes Transceiver GND	C5	—		—
XGND11	SerDes Transceiver GND	C7	—	—	—
XGND10	SerDes Transceiver GND	C11	—		—
XGND09	SerDes Transceiver GND	C15	—		—

#### Table 1. Pin List by Bus (continued)

26. For reduced core (core 2 and 3 disabled) mode, this signal must be pulled high (100  $\Omega$ -1 k $\Omega$ ) to OVDD.

- 27.Warning, incorrect voltage select settings can lead to irreversible device damage. This pin has an internal 2 kΩ pull-down resistor, to pull it high, a pull-up resistor of less than 1 kΩ to OVDD should be used. See Section 3.2, "Supply Power Default Setting."
- 28.SDHC\_DAT[4:7] require CV<sub>DD</sub> = 3.3 V when muxed extended SDHC data signals are enabled via the RCW[SPI] field.
- 29. The *cfg\_xvdd\_sel* (LA[26]) reset configuration pin must select the correct voltage that is being supplied on the XVDD pin. Incorrect voltage select settings can lead to irreversible device damage.
- 30. See Section 2.2, "Power Up Sequencing," and Section 5, "Security Fuse Processor," for additional details on this signal.
- 31. Pin must NOT be pulled down during power-on reset.
- 32. This pin must be connected to GND through a 10 k $\Omega\pm0.1\%$  resistor for bias generation.
- 33.A 1μF to 1.5 μF capacitor connected to GND is required on this signal. Section 3.6.4.2, "USBn\_V<sub>DD</sub>\_1P8\_DECAP Capacitor Options," provides a list of recommended capacitors.
- 34. A divider network is required on this signal. See Section 3.6.4.1, "USB Divider Network."
- 35. These are test signals for factory use only and must be pulled up (100  $\Omega$ -1 k $\Omega$ ) to OV<sub>DD</sub> for normal machine operation.
- 36. For systems which boot from Local Bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull-up on LGPL4 is required.
- 37.Core Group A and Platform supply (VDD\_CA\_PL) and Core Group B supply (VDD\_CB) were separate supplies in Rev1.0, they are tied together in Rev1.1.

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications for the chip. The chip is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but they are included for a more complete reference. These are not purely I/O buffer design specifications.

# 2.1 **Overall DC Electrical Characteristics**

This section describes the ratings, conditions, and other electrical characteristics.

# 2.1.1 Absolute Maximum Ratings

#### Table 2. Absolute Operating Conditions<sup>1</sup>

		l	1	1
Parameter	Symbol	Max Value	Unit	Note
Core Group A (cores 0–1) and platform supply voltage (Silicon Rev 1.0)	V <sub>DD_CA_PL</sub>	-0.3 to 1.1	V	9, 10
Core Group B (cores 2–3) supply voltage (Silicon Rev 1.0)	V <sub>DD_CB</sub>	–0.3 to 1.1	V	9, 10
Core Group A (cores 0–1), Core Group B (cores 2–3) and platform supply voltage (Silicon Rev 1.1)	V <sub>DD_CA_CB_PL</sub>	-0.3 to 1.1	V	9, 10
PLL supply voltage (core, platform, DDR)	AV <sub>DD</sub>	–0.3 to 1.1	V	_
PLL supply voltage (SerDes, filtered from SV <sub>DD</sub> )	AV <sub>DD_SRDS</sub>	–0.3 to 1.1	V	—
Fuse programming override supply	POV <sub>DD</sub>	-0.3 to 1.65	V	1
DUART, I <sup>2</sup> C, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63	V	_

#### Table 3. Recommended Operating Conditions (continued)

Parameter	Symbol	Recommended Value	Unit	Note
Note:				

- 1. POV<sub>DD</sub> must be supplied 1.5 V and the device must operate in the specified fuse programming temperature range only during secure boot fuse programming. For all other operating conditions, POV<sub>DD</sub> must be tied to GND, subject to the power sequencing constraints shown in Section 2.2, "Power Up Sequencing."
- 2. Selecting RGMII limits  $LV_{DD}$  to 2.5 V.
- 3. Unless otherwise stated in an interface's DC specifications, the maximum allowed input capacitance in this table is a general recommendation for signals.
- 4. Supply voltage specified at the voltage sense pin. Voltage input pins must be regulated to provide specified voltage at the sense pin.
- 5. Core Group A and Platform supply (VDD\_CA\_PL) and Core Group B supply (VDD\_CB) were separate supplies in Rev1.0, they are tied together in Rev1.1.

This figure shows the undershoot and overshoot voltages at the interfaces of the device.



#### Notes:

 $t_{\mbox{CLOCK}}$  refers to the clock period associated with the respective interface:

- For I<sup>2</sup>C, t<sub>CLOCK</sub> refers to SYSCLK.
- For DDR GV<sub>DD</sub>, t<sub>CLOCK</sub> refers to D*n*\_MCK.
- For eSPI CV<sub>DD</sub>, t<sub>CLOCK</sub> refers to SPI\_CLK.
- For eLBC BV<sub>DD</sub>, t<sub>CLOCK</sub> refers to LCLK.
- For SerDes XV<sub>DD</sub>, t<sub>CLOCK</sub> refers to SD\_REF\_CLK.
- For dTSEC LV<sub>DD</sub>, t<sub>CLOCK</sub> refers to EC\_GTX\_CLK125.
- For JTAG OV<sub>DD</sub>, t<sub>CLOCK</sub> refers to TCK.

#### Figure 7. Overshoot/Undershoot Voltage for BV<sub>DD</sub>/GV<sub>DD</sub>/LV<sub>DD</sub>/OV<sub>DD</sub>

The core and platform voltages must always be provided at nominal 1.0 V. See Table 3 for the actual recommended core voltage conditions. Voltage to the processor interface I/Os is provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage.  $CV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ , and  $LV_{DD}$ -based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses differential receivers referenced by the externally supplied  $MV_{REF}n$  signal (nominally set to  $GV_{DD}/2$ ) as is appropriate for the SSTL\_1.5/SSTL\_1.35 electrical signaling standard. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

# 2.9.1 DDR3 and DDR3L SDRAM Interface DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3 SDRAM.

#### Table 20. DDR3 SDRAM Interface DC Electrical Characteristics (GV<sub>DD</sub> = 1.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Мах	Unit	Note
I/O reference voltage	MV <sub>REF</sub> n	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	1, 2, 3, 4
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> <i>n</i> + 0.100	GV <sub>DD</sub>	V	5
Input low voltage	V <sub>IL</sub>	GND	MV <sub>REF</sub> <i>n</i> – 0.100	V	5
I/O leakage current	I <sub>OZ</sub>	-50	50	μA	6

Note:

- 1. GV<sub>DD</sub> is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- MV<sub>REF</sub>n is expected to be equal to 0.5 × GV<sub>DD</sub> and to track GV<sub>DD</sub> DC variations as measured at the receiver. Peak-to-peak noise on MV<sub>REF</sub>n may not exceed the MV<sub>REF</sub>n DC level by more than ±1% of the DC value (that is, ±15mV).
- 3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MV<sub>REF</sub>*n* with a min value of MV<sub>REF</sub>*n* 0.04 and a max value of MV<sub>REF</sub>*n* + 0.04. V<sub>TT</sub> should track variations in the DC level of MV<sub>REF</sub>*n*.
- 4. The voltage regulator for  $MV_{REF}n$  must meet the specifications stated in Table 23.
- 5. Input capacitance load for DQ, DQS, and DQS are available in the IBIS models.
- 6. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3L SDRAM.

#### Table 21. DDR3L SDRAM Interface DC Electrical Characteristics (GV<sub>DD</sub> = 1.35 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Мах	Unit	Note
I/O reference voltage	MV <sub>REF</sub> n	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	1, 2, 3, 4
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> n + 0.090	GV <sub>DD</sub>	V	5
Input low voltage	V <sub>IL</sub>	GND	MV <sub>REF</sub> n – 0.090	V	5
I/O leakage current	I <sub>OZ</sub>	-50	50	μA	6
Output high current (V <sub>OUT</sub> = 0.641 V)	I <sub>ОН</sub>		-23.8	mA	7, 8
Output low current (V <sub>OUT</sub> = 0.641 V)	I <sub>OL</sub>	23.8	—	mA	7, 8



Figure 9. DDR3 and DDR3L SDRAM Interface Input Timing Diagram

## 2.9.2.2 DDR3 and DDDR3L SDRAM Interface Output AC Timing Specifications

This table provides the DDR3/DDR3L SDRAM output AC timing specifications.

#### Table 27. DDR3 and DDR3L SDRAM Interface Output AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MCK[n] cycle time	t <sub>MCK</sub>	1.67	2.5	ns	2
ADDR/CMD output setup with respect to MCK	t <sub>DDKHAS</sub>			ns	3
1200 MT/s data rate		0.675			
1066 MT/s data rate		0.744	—		
800 MT/s data rate		0.917	—		
ADDR/CMD output hold with respect to MCK	t <sub>DDKHAX</sub>			ns	3
1200 MT/s data rate		0.675	—		
1066 MT/s data rate		0.744	—		
800 MT/s data rate		0.917	—		
MCS[n] output setup with respect to MCK	t <sub>DDKHCS</sub>			ns	3
1200 MT/s data rate		0.675	—		
1066 MT/s data rate		0.744	—		
800 MT/s data rate		0.917	—		
MCS[n] output hold with respect to MCK	t <sub>DDKHCX</sub>			ns	3
1200 MT/s data rate		0.675	—		
1066 MT/s data rate		0.744			
800 MT/s data rate		0.917			

# 2.10 eSPI

This section describes the DC and AC electrical specifications for the eSPI interface.

## 2.10.1 eSPI DC Electrical Characteristics

This table provides the DC electrical characteristics for the eSPI interface operating at  $CV_{DD} = 3.3$  V.

#### Table 30. eSPI DC Electrical Characteristics (CV<sub>DD</sub> = 3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Мах	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	_	V	1
Input low voltage	V <sub>IL</sub>		0.8	V	1
Input current ( $V_{IN} = 0 V \text{ or } V_{IN} = CV_{DD}$ )	I <sub>IN</sub>		±40	μA	2
Output high voltage (CV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	—	V	_
Output low voltage (CV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.4	V	

Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $CV_{IN}$  values found in Table 3.

2. The symbol V<sub>IN</sub>, in this case, represents the CV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

This table provides the DC electrical characteristics for the eSPI interface operating at  $CV_{DD} = 2.5$  V.

#### Table 31. eSPI DC Electrical Characteristics (CV<sub>DD</sub> = 2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Мах	Unit	Note
Input high voltage	V <sub>IH</sub>	1.7	_	V	1
Input low voltage	V <sub>IL</sub>	—	0.7	V	1
Input current ( $V_{IN} = 0 V \text{ or } V_{IN} = CV_{DD}$ )	I <sub>IN</sub>	_	±40	μA	2
Output high voltage (CV <sub>DD</sub> = min, I <sub>OH</sub> = -1 mA)	V <sub>OH</sub>	2.0	_	V	_
Output low voltage (CV <sub>DD</sub> = min, I <sub>OL</sub> = 1 mA)	V <sub>OL</sub>		0.4	V	_

Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $CV_{IN}$  values found in Table 3.

2. The symbol V<sub>IN</sub>, in this case, represents the CV<sub>IN</sub> symbol referenced in Section 2.1.2, "Recommended Operating Conditions."

This table provides the DC electrical characteristics for the eSPI interface operating at  $CV_{DD} = 1.8$  V.

#### Table 32. eSPI DC Electrical Characteristics (CV<sub>DD</sub> = 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.25	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.6	V	1



Figure 16. RGMII AC Timing and Multiplexing Diagrams

## 2.12.3 Ethernet Management Interface

This section discusses the electrical characteristics for the EMI1 interfaces. EMI1 is the PHY management interface controlled by the MDIO controller associated with Frame Manager 1 1GMAC–1.

## 2.12.3.1 Ethernet Management Interface DC Electrical Characteristics

The Ethernet management interface is defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for the Ethernet management interface is provided in this table.

#### Table 38. Ethernet Management Interface DC Electrical Characteristics (LV<sub>DD</sub> = 3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	_	V	2
Input low voltage	V <sub>IL</sub>	_	0.9	V	2
Input high current ( $LV_{DD} = Max$ , $V_{IN} = 2.1 V$ )	I <sub>IH</sub>	_	40	μΑ	1
Input low current (LV <sub>DD</sub> = Max, $V_{IN}$ = 0.5 V)	IIL	-600	—	μA	1
Output high voltage ( $LV_{DD} = Min, I_{OH} = -1.0 mA$ )	V <sub>OH</sub>	2.4	_	V	_
Output low voltage (LV <sub>DD</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	_	0.4	V	—

#### Table 41. IEEE 1588 DC Electrical Characteristics (LV<sub>DD</sub> = 3.3 V) (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Мах	Unit	Note
Output low voltage (LV <sub>DD</sub> = Min, $I_{OL}$ = 1.0 mA)	V <sub>OL</sub>	—	0.4	V	—

Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 2 and Table 3.

2. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective  $LV_{IN}$  values found in Table 3.

This table shows the eTSEC IEEE 1588 DC electrical characteristics when operating at  $LV_{DD} = 2.5$  V supply.

#### Table 42. IEEE 1588 DC Electrical Characteristics (LV<sub>DD</sub> = 2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	1.70	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.70	V	1
Input current ( $LV_{IN} = 0 V \text{ or } LV_{IN} = LV_{DD}$ )	I <sub>IH</sub>		±40	μA	2
Output high voltage (LV <sub>DD</sub> = min, $I_{OH}$ = -1.0 mA)	V <sub>OH</sub>	2.00	—	V	
Output low voltage (LV <sub>DD</sub> = min, $I_{OL}$ = 1.0 mA)	V <sub>OL</sub>	—	0.40	V	

#### Note:

- 1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.
- 2. The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbols referenced in Table 2 and Table 3.

## 2.12.5 eTSEC IEEE Std 1588 AC Specifications

This table provides the eTSEC IEEE 1588 AC timing specifications.

#### Table 43. eTSEC IEEE 1588 AC Timing Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Мах	Unit	Note
TSEC_1588_CLK clock period	t <sub>T1588CLK</sub>	6.4	_	$T_{RX\_CLK} \times 7$	ns	1, 2
TSEC_1588_CLK duty cycle	t <sub>T1588CLKH</sub> / t <sub>T1588CLK</sub>	40	50	60	%	3
TSEC_1588_CLK peak-to-peak jitter	t <sub>T1588</sub> CLKINJ	—	_	250	ps	_
Rise time eTSEC_1588_CLK (20%-80%)	t <sub>T1588CLKINR</sub>	1.0	_	2.0	ns	_
Fall time eTSEC_1588_CLK (80%-20%)	t <sub>T1588CLKINF</sub>	1.0	_	2.0	ns	
TSEC_1588_CLK_OUT clock period	t <sub>T1588CLKOUT</sub>	$2 \times t_{T1588CLK}$	_	—	ns	
TSEC_1588_CLK_OUT duty cycle	t <sub>T1588CLKOTH</sub> / t <sub>T1588CLKOUT</sub>	30	50	70	%	
TSEC_1588_PULSE_OUT	t <sub>T1588OV</sub>	0.5	_	3.5	ns	_
TSEC_1588_TRIG_IN pulse width	t <sub>T1588</sub> TRIGH	$2 \times t_{T1588CLK\_MAX}$	—	—	ns	2

#### Table 49. Enhanced Local Bus Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
Input setup (for LGTA/LUPWAIT/LFRB)	t <sub>LBIVKL</sub>	6		ns	_
Input hold (for LGTA/LUPWAIT/LFRB)	t <sub>LBIXKL</sub>	1	_	ns	—
Output delay (Except LALE)	t <sub>lbklov</sub>	—	2.0	ns	_
Output hold (Except LALE)	t <sub>lbklox</sub>	-3.5	_	ns	5
Local bus clock to output high impedance for LAD/LDP	t <sub>lbkloz</sub>	—	2	ns	3
LALE output negation to LAD/LDP output transition (LATCH hold time)	t <sub>lbonot</sub>	2 platform clock cycles - 1ns (LBCR[AHD] = 1)	_	ns	4
		4 platform clock cycles - 2 ns (LBCR[AHD] = 0)	_	1	

#### Note:

1. All signals are measured from  $BV_{DD}/2$  of rising/falling edge of LCLK to  $BV_{DD}/2$  of the signal in question.

2. Skew is measured between different LCLKs at BV<sub>DD</sub>/2.

3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- t<sub>LBONOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBONOT</sub> is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle, which is the internal clock that runs the local bus controller, not the external LCLK. After power on reset, LBCR[AHD] defaults to 0.
- 5. Output hold is negative, meaning that the output transition happens earlier than the falling edge of LCLK.

This figure shows how the AC timing diagram applies to GPCM. The same principle applies to UPM and FCM.



<sup>1</sup> t<sub>addr</sub> is programmable and determined by LCRR[EADC] and ORx[EAD].

 $^{2}$   $t_{arcs}$ ,  $t_{awcs}$ ,  $t_{aoe}$ ,  $t_{rc}$ ,  $t_{oen}$ ,  $t_{awe}$ ,  $t_{wc}$ ,  $t_{wen}$  are determined by ORx. See the chip reference manual.

#### Figure 22. GPCM Output Timing Diagram

# 2.15 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

## 2.15.1 eSDHC DC Electrical Characteristics

This table provides the eSDHC electrical characteristics.

#### Table 50. eSDHC Interface DC Electrical Characteristics

For recommended operating conditions, see Table 3.

Characteristic	Symbol	Condition	Min	Мах	Unit	Note
Input high voltage	V <sub>IH</sub>		$0.625 \times CV_{DD}$	_	V	1
Input low voltage	V <sub>IL</sub>	_	—	$0.25\times CV_{DD}$	V	1
Input/output leakage current	I <sub>IN</sub> /I <sub>OZ</sub>		-50	50	μA	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = −100 μA at CV <sub>DD</sub> min	$0.75 \times CV_{DD}$		V	

only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. See Figure 37 as an example for differential waveform.

#### Common Mode Voltage, V<sub>cm</sub>

The common mode voltage is equal to half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output,

 $V_{cm_out} = (V_{SD_TXn} + V_{\overline{SD_TXn}}) \div 2 = (A + B) \div 2$ , which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. It may be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset on some occasions.

To illustrate these definitions using real values, consider the example of a current mode logic (CML) transmitter that has a common mode voltage of 2.25 V and outputs, TD and TD. If these outputs have a swing from 2.0 V to 2.5 V, the peak-to-peak voltage swing of each signal (TD or TD) is 500 mV p-p, which is referred to as the single-ended swing for each signal. Because the differential signaling environment is fully symmetrical in this example, the transmitter output's differential swing (V<sub>OD</sub>) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV. In other words, V<sub>OD</sub> is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V<sub>DIFFp</sub>) is 500 mV. The peak-to-peak differential voltage (V<sub>DIFFp</sub>) is 1000 mV p-p.

## 2.20.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD\_REF\_CLK1 and SD\_REF\_CLK1 for SerDes bank1 and SD\_REF\_CLK2 and SD\_REF\_CLK2 for SerDes bank2.

SerDes banks 1–2 may be used for various combinations of the following IP blocks based on the RCW configuration field SRDS\_PRTCL:

- SerDes bank 1: PCI Express 1/2/3, sRIO1/2, SGMII (1.25 Gbps only).
- SerDes bank 2: PCI Express3, SGMII (1.25 or 3.125 GBaud), SATA or Aurora.

The following sections describe the SerDes reference clock requirements and provide application information.

#### 2.20.2.1 SerDes Reference Clock Receiver Characteristics

This figure shows a receiver reference diagram of the SerDes reference clocks.



Figure 33. Receiver of SerDes Reference Clocks

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below based on the application usage:

- Section 2.20.4, "PCI Express"
- Section 2.20.5, "Serial RapidIO (sRIO)"
- Section 2.20.6, "Aurora"
- Section 2.20.7, "Serial ATA (SATA)
- Section 2.20.8, "SGMII Interface"

## 2.20.4 PCI Express

This section describes the clocking dependencies, DC and AC electrical specifications for the PCI Express bus.

## 2.20.4.1 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a  $\pm$ 300 ppm tolerance.

# 2.20.4.2 PCI Express Clocking Requirements for SD\_REF\_CLK*n* and SD\_REF\_CLK*n*

SerDes banks 1–2 (SD\_REF\_CLK[1:2] and SD\_REF\_CLK[1:2]) may be used for various SerDes PCI Express configurations based on the RCW configuration field SRDS\_PRTCL.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

## 2.20.4.3 PCI Express DC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

## 2.20.4.3.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

# Table 62. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output DC Specifications (XV<sub>DD</sub> = 1.5 V or 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential peak-to-peak output voltage	V <sub>TX-DIFFp-p</sub>	800		1200	mV	$V_{TX-DIFFp-p} = 2 \times  V_{TX-D+} - V_{TX-D-} $ See Note 1.
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO</sub>	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
DC differential Tx impedance	Z <sub>TX-DIFF-DC</sub>	80	100	120	Ω	Tx DC differential mode low Impedance

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of  $\pm 100$  ppm. The worst case frequency difference between any transmit and receive clock is 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.

## 2.20.5.1 Signal Definitions

This section defines the terms used in the description and specification of the differential signals used by the LP-Serial links. This figure shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and  $\overline{\text{TD}}$ ) or a receiver input (RD and  $\overline{\text{RD}}$ ). Each signal swings between A volts and B volts where A > B. Using these waveforms, the definitions are as follows:

- The transmitter output signals and the receiver input signals—TD, TD, RD, and RD—each have a peak-to-peak swing of A B volts.
- The differential output signal of the transmitter,  $V_{OD}$ , is defined as  $V_{TD} V_{\overline{TD}}$
- The differential input signal of the receiver,  $V_{ID}$ , is defined as  $V_{RD} V_{\overline{RD}}$
- The differential output signal of the transmitter and the differential input signal of the receiver each range from A B to -(A B) volts
- The peak value of the differential transmitter output signal and the differential receiver input signal is A B volts.
- The peak-to-peak value of the differential transmitter output signal and the differential receiver input signal is  $2 \times (A B)$  volts.



Figure 41. Differential Peak-Peak Voltage of Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V, and each of its outputs, TD and  $\overline{\text{TD}}$ , has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and  $\overline{\text{TD}}$  is 500 mV p-p. The differential output signal ranges between 500 mV and -500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mV p-p.

## 2.20.5.2 Equalization

With the use of high-speed serial links, the interconnect media causes degradation of the signal at the receiver and produces effects such as inter-symbol interference (ISI) or data-dependent jitter. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are as follows:

- Pre-emphasis on the transmitter
- A passive high-pass filter network placed at the receiver, often referred to as passive equalization.

• The use of active circuits in the receiver, often referred to as adaptive equalization.

# 2.20.5.3 Serial RapidIO Clocking Requirements for SD\_REF\_CLK*n* and SD\_REF\_CLK*n*

SerDes bank 1 (SD\_REF\_CLK1 and SD\_REF\_CLK1) may be used for various SerDes Serial RapidIO configurations based on the RCW configuration field SRDS\_PRTCL. Serial RapidIO is not supported on SerDes banks 2.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

## 2.20.5.4 DC Requirements for Serial RapidIO

This section explains the DC requirements for the Serial RapidIO interface.

## 2.20.5.4.1 DC Serial RapidIO Timing Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section.

The differential return loss, S11, of the transmitter in each case is better than the following:

- $-10 \text{ dB for (Baud Frequency)} \div 10 < \text{Freq(f)} < 625 \text{ MHz}$
- $-10 \text{ dB} + 10\log(f \div 625 \text{ MHz}) \text{ dB}$  for  $625 \text{ MHz} \le \text{Freq}(f) \le \text{Baud}$  Frequency

The reference impedance for the differential return loss measurements is  $100-\Omega$  resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging, and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels.

It is recommended that the 20%–80% rise/fall time of the transmitter, as measured at the transmitter output, have a minimum value 60 ps in each case.

It is recommended that the timing skew at the output of an LP-Serial transmitter between the two signals that comprise a differential pair not exceed 20 ps at 2.50 GBaud and 15 ps at 3.125 GBaud and XX ps at 5 GBaud.

This table defines the transmitter DC specifications for Serial RapidIO operating at  $XV_{DD} = 1.5$  V or 1.8 V.

#### Table 70. Serial RapidIO Transmitter DC Timing Specifications—2.5 GBaud, 3.125 GBaud, 5 GBaud

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Output voltage	V <sub>O</sub>	-0.40	_	2.30	V	1
Long-run differential output voltage	V <sub>DIFFPP</sub>	800	_	1600	mV p-p	—
Short-run differential output voltage	V <sub>DIFFPP</sub>	500		1000	mV p-p	—

Note:

1. Voltage relative to COMMON of either signal comprising a differential pair.

## 2.20.5.4.2 DC Serial RapidIO Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section.

Receiver input impedance results in a differential return loss better than 10 dB and a common mode return loss better than 6 dB from 100 MHz to  $(0.8) \times (Baud Frequency)$ . This includes contributions from on-chip circuitry, the chip package, and any off-chip components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100- $\Omega$  resistive for differential return loss and 25- $\Omega$  resistive for common mode.

This table provides the differential receiver input AC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

Table 86. Gen 2i/3G Receiver (Rx) AC Specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Typical	Мах	Unit	Note
Unit Interval	T <sub>UI</sub>	333.2167	333.3333	335.1167	ps	_
Total jitter $f_{C3dB} = f_{BAUD} \div 10$	U <sub>SATA_TXTJfB/10</sub>			0.46	UI p-p	1
Total jitter $f_{C3dB} = f_{BAUD} \div 500$	U <sub>SATA_TXTJfB/500</sub>	—		0.60	UI p-p	1
Total jitter $f_{C3dB} = f_{BAUD} \div 1667$	U <sub>SATA_TXTJfB/1667</sub>			0.65	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 10$	U <sub>SATA_TXDJfB/10</sub>			0.35	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 500$	U <sub>SATA_TXDJfB/500</sub>	—		0.42	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 1667$	U <sub>SATA_TXDJfB/1667</sub>			0.35	UI p-p	1

Note:

1. Measured at receiver.

# 2.20.8 SGMII Interface

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of the device, as shown in Figure 44, where  $C_{TX}$  is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- $\Omega$  output impedance. Each input of the SerDes receiver differential pair features 50- $\Omega$  on-die termination to XGND. The reference circuit of the SerDes transmitter and receiver is shown in Figure 39.

## 2.20.8.0.1 SGMII Clocking Requirements for SD\_REF\_CLK*n* and SD\_REF\_CLK*n*

When operating in SGMII mode, the EC\_GTX\_CLK125 clock is not required for this port. Instead, a SerDes reference clock is required on SD\_REF\_CLK[1:2] and SD\_REF\_CLK[1:2] pins. SerDes banks 1–2 may be used for SerDes SGMII configurations based on the RCW Configuration field SRDS\_PRTCL.

For more information on these specifications, see Section 2.20.2, "SerDes Reference Clocks."

## 2.20.8.1 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

### 2.20.8.1.1 SGMII Transmit DC Timing Specifications

This table describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics for 1.25 GBaud. Transmitter DC characteristics are measured at the transmitter outputs ( $SD_TXn$  and  $\overline{SD_TXn}$ ) as shown in Figure 45.

#### Table 87. SGMII DC Transmitter Electrical Characteristics (XV<sub>DD</sub> = 1.5 V or 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Output high voltage	V <sub>OH</sub>	—		1.5 x IV <sub>OD</sub> I <sub>-max</sub>	mV	1
Output low voltage	V <sub>OL</sub>	IV <sub>OD</sub> I <sub>-min</sub> /2	—		mV	1



Figure 53. USB\_V<sub>DD</sub>\_1P0 Power Supply Filter Circuit

# 3.4 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the chip's system, and the chip itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $CV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pin of the device. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $CV_{DD}$ ,  $GV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic SMT (surface mount technology) capacitors must be used to minimize lead inductance, preferably 0402 or 0603 sizes.

Additionally, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $CV_{DD}$ ,  $GV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

## 3.5 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power ( $SV_{DD}$  and  $XV_{DD}$ ) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

Only SMT capacitors must be used to minimize inductance. Connections from all capacitors to power and ground must be done with multiple vias to further reduce inductance.

- First, the board should have at least 10 × 10-nF SMT ceramic chip capacitors as close as possible to the supply balls of the device. Where the board has blind vias, these capacitors must be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors must be placed in a ring around the device as close to the supply and ground connections as possible.
- Second, there must be a 1-µF ceramic chip capacitor on each side of the device. This must be done for all SerDes supplies.
- Third, between the device and any SerDes voltage regulator there must be a  $10-\mu$ F, low ESR SMT tantalum chip capacitor and a  $100-\mu$ F, low ESR SMT tantalum chip capacitor. This must be done for all SerDes supplies.

# 3.6 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs must be tied to  $V_{DD}$ ,  $BV_{DD}$ ,  $CV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  as required. All unused active high inputs must be connected to GND. All NC (no-connect) signals must remain unconnected. Power and ground connections must be made to all external  $V_{DD}$ ,  $BV_{DD}$ ,  $CV_{DD}$ ,  $OV_{DD}$ ,  $LV_{DD}$ , and GND pins of the device.

The Ethernet controllers 1 and/or 2 input pins may be disabled by setting their respective RCW configuration field EC1 (bits 360-361) and EC2 (bits 363-364) to 0b11 = No parallel mode Ethernet. When disabled, these inputs do not need to be externally pulled to an appropriate signal level.

# 3.6.3 Guidelines for High-Speed Interface Termination

This section provides the guidelines for when the SerDes interface is either entirely unused or partly unused.

## 3.6.3.1 SerDes Interface Entirely Unused

If the high-speed SerDes interface is not used at all, the unused pin must be terminated as described in this section.

The following pins must be left unconnected:

- SD\_TX[7:2], SD\_TX[13:10]
- <u>SD\_TX</u>[7:2], <u>SD\_TX</u>[13:10]
- SD\_IMP\_CAL\_RX
- SD\_IMP\_CAL\_TX

The following pins must be connected to SGND:

- SD\_RX[7:2], SD\_RX[13:10]
- <u>SD\_RX</u>[13:10], <u>SD\_RX</u>[13:10]
- SD\_REF\_CLK1, SD\_REF\_CLK2
- <u>SD\_REF\_CLK1</u>, <u>SD\_REF\_CLK2</u>

In the RCW configuration fields SRDS\_LPD\_B1 and SRDS\_LPD\_B2, all bits must be set to power down all the lanes in each bank.

RCW configuration field SRDS\_EN may be cleared to power down the SerDes block for power saving. Setting  $RCW[SRDS_EN] = 0$  power-downs the PLLs of both banks.

Additionally, software may configure SRDSBnRSTCTL[SDRD] = 1 for the unused banks to power down the SerDes bank PLLs to save power.

Note that both  $SV_{DD}$  and  $XV_{DD}$  must remain powered.

## 3.6.3.2 SerDes Interface Partly Unused

If only part of the high speed SerDes interface pins are used, the remaining high-speed serial I/O pins must be terminated as described in this section.

The following unused pins must be left unconnected:

- $SD_TX[n]$
- $\overline{\text{SD}_{TX}}[n]$

The following unused pins must be connected to SGND:

- SD\_RX[*n*]
- $\overline{\text{SD}}_{RX}[n]$
- SD\_REF\_CLK1, <u>SD\_REF\_CLK1</u> (If entire SerDes bank 1 unused)
- SD\_REF\_CLK2, <u>SD\_REF\_CLK2</u> (If entire SerDes bank 2 unused)

In the RCW configuration field for each bank SRDS\_LPD\_B*n* with unused lanes, the respective bit for each unused lane must be set to power down the lane.

# 3.6.4 USB Controller Connections

This section details the hardware connections required for the USB controllers.