

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500mc
Number of Cores/Bus Width	4 Core, 32-Bit
Speed	1.3GHz
Co-Processors/DSP	Security; SEC 4.2
RAM Controllers	DDR3, DDR3L
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (5), 10Gbps (1)
SATA	SATA 3Gbps (2)
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.0V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Boot Security, Cryptography, Random Number Generator, Secure Fusebox
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FCPBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p2041nxe1nnb">https://www.e-xfl.com/product-detail/nxp-semiconductors/p2041nxe1nnb</a>

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
IIC3_SDA/GPIO17/M1SRCID0/LB_SRCID0 / DMA1_DDONE0/SDHC_WP	Serial Data	AB26	I/O	OV <sub>DD</sub>	2, 14
IIC4_SCL/EVT5/M1SRCID1/LB_SRCID1/ GPIO18/DMA1_DREQ0	Serial Clock	AC23	I/O	OV <sub>DD</sub>	2, 14
IIC4_SDA/EVT6/M1SRCID2/ LB_SRCID2/GPIO19	Serial Data	V24	I/O	OV <sub>DD</sub>	2, 14
<b>SerDes (x10) PCI Express, Serial RapidIO, Aurora, 10GE, 1GE</b>					
SD_TX13	Transmit Data (positive)	C20	O	XV <sub>DD</sub>	—
SD_TX12	Transmit Data (positive)	C18	O	XV <sub>DD</sub>	—
SD_TX11	Transmit Data (positive)	D16	O	XV <sub>DD</sub>	—
SD_TX10	Transmit Data (positive)	C14	O	XV <sub>DD</sub>	—
SD_TX07	Transmit Data (positive)	C12	O	XV <sub>DD</sub>	—
SD_TX06	Transmit Data (positive)	C10	O	XV <sub>DD</sub>	—
SD_TX05	Transmit Data (positive)	C8	O	XV <sub>DD</sub>	—
SD_TX04	Transmit Data (positive)	B4	O	XV <sub>DD</sub>	—
SD_TX03	Transmit Data (positive)	F3	O	XV <sub>DD</sub>	—
SD_TX02	Transmit Data (positive)	G5	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX13}}$	Transmit Data (negative)	D20	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX12}}$	Transmit Data (negative)	D18	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX11}}$	Transmit Data (negative)	C16	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX10}}$	Transmit Data (negative)	D14	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX07}}$	Transmit Data (negative)	D12	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX06}}$	Transmit Data (negative)	D10	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX05}}$	Transmit Data (negative)	D8	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX04}}$	Transmit Data (negative)	B5	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX03}}$	Transmit Data (negative)	F4	O	XV <sub>DD</sub>	—
$\overline{\text{SD\_TX02}}$	Transmit Data (negative)	G6	O	XV <sub>DD</sub>	—
SD_RX13	Receive Data (positive)	B21	I	XV <sub>DD</sub>	—
SD_RX12	Receive Data (positive)	B19	I	XV <sub>DD</sub>	—
SD_RX11	Receive Data (positive)	B15	I	XV <sub>DD</sub>	—
SD_RX10	Receive Data (positive)	A13	I	XV <sub>DD</sub>	—
SD_RX07	Receive Data (positive)	B11	I	XV <sub>DD</sub>	—
SD_RX06	Receive Data (positive)	B9	I	XV <sub>DD</sub>	—
SD_RX05	Receive Data (positive)	B7	I	XV <sub>DD</sub>	—

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
GND064	Ground	V16	—	—	—
GND063	Ground	V17	—	—	—
GND062	Ground	V19	—	—	—
GND061	Ground	V21	—	—	—
GND060	Ground	V23	—	—	—
GND059	Ground	V27	—	—	—
GND058	Ground	W2	—	—	—
GND057	Ground	W5	—	—	—
GND056	Ground	W8	—	—	—
GND055	Ground	W10	—	—	—
GND054	Ground	W12	—	—	—
GND053	Ground	W14	—	—	—
GND052	Ground	W17	—	—	—
GND051	Ground	W19	—	—	—
GND050	Ground	W21	—	—	—
GND049	Ground	W23	—	—	—
GND048	Ground	Y6	—	—	—
GND047	Ground	Y7	—	—	—
GND046	Ground	Y8	—	—	—
GND045	Ground	Y10	—	—	—
GND044	Ground	Y12	—	—	—
GND043	Ground	Y14	—	—	—
GND042	Ground	Y16	—	—	—
GND041	Ground	Y17	—	—	—
GND040	Ground	Y19	—	—	—
GND039	Ground	Y22	—	—	—
GND038	Ground	AA5	—	—	—
GND037	Ground	AA7	—	—	—
GND036	Ground	AA17	—	—	—
GND035	Ground	AA19	—	—	—
GND034	Ground	AA24	—	—	—
GND033	Ground	AA27	—	—	—
GND032	Ground	AB2	—	—	—
GND031	Ground	AB9	—	—	—

Table 1. Pin List by Bus (continued)

Signal	Signal Description	Package Pin Number	Pin Type	Power Supply	Note
XGND08	SerDes Transceiver GND	C21	—	—	—
XGND07	SerDes Transceiver GND	D9	—	—	—
XGND06	SerDes Transceiver GND	D13	—	—	—
XGND05	SerDes Transceiver GND	D19	—	—	—
XGND04	SerDes Transceiver GND	F6	—	—	—
XGND03	SerDes Transceiver GND	F21	—	—	—
XGND02	SerDes Transceiver GND	G3	—	—	—
XGND01	SerDes Transceiver GND	H5	—	—	—
SGND17	SerDes Core Logic GND	A5	—	—	—
SGND16	SerDes Core Logic GND	A8	—	—	—
SGND15	SerDes Core Logic GND	A12	—	—	—
SGND14	SerDes Core Logic GND	A16	—	—	—
SGND13	SerDes Core Logic GND	A20	—	—	—
SGND12	SerDes Core Logic GND	B1	—	—	—
SGND11	SerDes Core Logic GND	B6	—	—	—
SGND10	SerDes Core Logic GND	B10	—	—	—
SGND09	SerDes Core Logic GND	B14	—	—	—
SGND08	SerDes Core Logic GND	B18	—	—	—
SGND07	SerDes Core Logic GND	B22	—	—	—
SGND06	SerDes Core Logic GND	C3	—	—	—
SGND05	SerDes Core Logic GND	D2	—	—	—
SGND04	SerDes Core Logic GND	D17	—	—	—
SGND03	SerDes Core Logic GND	E3	—	—	—
SGND02	SerDes Core Logic GND	F1	—	—	—
SGND01	SerDes Core Logic GND	H2	—	—	—
AGND_SRDS1	SerDes PLL1 GND	C2	—	—	—
AGND_SRDS2	SerDes PLL2 GND	B17	—	—	—
SENSEGND_CA_PL	Core Group A and Platform GND Sense	G8	—	—	8
SENSEGND_CB	Core Group B GND Sense	AA16	—	—	8
USB1_AGND06	USB1 PHY Transceiver GND	J28	—	—	—
USB1_AGND05	USB1 PHY Transceiver GND	K27	—	—	—
USB1_AGND04	USB1 PHY Transceiver GND	L27	—	—	—
USB1_AGND03	USB1 PHY Transceiver GND	M22	—	—	—
USB1_AGND02	USB1 PHY Transceiver GND	M24	—	—	—

Table 2. Absolute Operating Conditions<sup>1</sup> (continued)

Parameter	Symbol	Max Value	Unit	Note
-----------	--------	-----------	------	------

**Note:**

- Functional operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only; functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution:**  $MV_{IN}$  must not exceed  $GV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution:**  $LV_{IN}$  must not exceed  $LV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution:**  $CV_{IN}$  must not exceed  $CV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution:**  $BV_{IN}$  must not exceed  $BV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution:**  $OV_{IN}$  must not exceed  $OV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- (C,X,B,G,L,O) $V_{IN}$  may overshoot (for  $V_{IH}$ ) or undershoot (for  $V_{IL}$ ) to the voltages and maximum duration shown in Figure 7.
- Ethernet MII Management Interface 2 pins function as open drain I/Os. The interface conforms to 1.2 V nominal voltage levels.  $LV_{DD}$  must be powered to use this interface.
- Supply voltage specified at the voltage sense pin. Voltage input pins must be regulated to provide specified voltage at the sense pin.
- Core Group A and Platform supply ( $V_{DD\_CA\_PL}$ ) and Core Group B supply ( $V_{DD\_CB}$ ) were separate supplies in Rev1.0, they are tied together in Rev1.1.

## 2.1.2 Recommended Operating Conditions

This table provides the recommended operating conditions for this device. Note that proper device operation outside these conditions is not guaranteed.

Table 3. Recommended Operating Conditions

Parameter	Symbol	Recommended Value	Unit	Note
Core Group A (cores 0–1) and platform supply voltage (Silicon Rev 1.0)	$V_{DD\_CA\_PL}$	1.0 ± 50 mV	V	4, 5
Core Group B (cores 2–3) supply voltage (Silicon Rev 1.0)	$V_{DD\_CB}$	1.0 ± 50 mV	V	4, 5
Core Group A (cores 0–1), Core Group B (cores 2–3) and platform supply voltage (Silicon Rev 1.1)	$V_{DD\_CA\_CB\_PL}$	1.0 ± 50 mV	V	4, 5
PLL supply voltage (core, platform, DDR)	$AV_{DD}$	1.0 ± 50 mV	V	—
PLL supply voltage (SerDes)	$AV_{DD\_SRDS}$	1.0 ± 50 mV	V	—
Fuse programming override supply	$POV_{DD}$	1.5 ± 75 mV	V	2
DUART, I <sup>2</sup> C, DMA, MPIC, GPIO, system control and power management, clocking, debug, I/O voltage select, and JTAG I/O voltage	$OV_{DD}$	3.3 ± 165 mV	V	—
eSPI, eSDHC, GPIO	$CV_{DD}$	3.3 ± 165 mV 2.5 ± 125 mV 1.8 ± 90 mV	V	—
DDR DRAM I/O voltage	$GV_{DD}$	1.5 ± 75 mV 1.35 ± 67 mV	V	—
	DDR3 DDR3L			

## 2.1.3 Output Driver Characteristics

This table provides information about the characteristics of the output driver strengths. The values are preliminary estimates.

**Table 4. Output Drive Capability**

Driver Type	Output Impedance ( $\Omega$ )	(Nominal) Supply Voltage	Note
Local Bus interface utilities signals	45 45 45	$BV_{DD} = 3.3\text{ V}$ $BV_{DD} = 2.5\text{ V}$ $BV_{DD} = 1.8\text{ V}$	—
DDR3 signal	20 (full-strength mode) 40 (half-strength mode)	$GV_{DD} = 1.5\text{ V}$	1
DDR3L signal	20 (full-strength mode) 40 (half-strength mode)	$GV_{DD} = 1.35\text{ V}$	1
eTSEC/10/100 signals	45 45	$LV_{DD} = 3.3\text{ V}$ $LV_{DD} = 2.5\text{ V}$	—
DUART, system control, JTAG	45	$OV_{DD} = 3.3\text{ V}$	—
I <sup>2</sup> C	45	$OV_{DD} = 3.3\text{ V}$	—
eSPI, eSDHC	45 45 45	$CV_{DD} = 3.3\text{ V}$ $CV_{DD} = 2.5\text{ V}$ $CV_{DD} = 1.8\text{ V}$	—

**Note:**

1. The drive strength of the DDR3 or DDR3L interface in half-strength mode is at  $T_j = 105\text{ }^\circ\text{C}$  and at  $GV_{DD}$  (min).

## 2.2 Power Up Sequencing

The device requires that its power rails be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

1. Bring up  $OV_{DD}$ ,  $LV_{DD}$ ,  $BV_{DD}$ ,  $CV_{DD}$ , and  $USB\_V_{DD\_3P3}$ . Drive  $POV_{DD} = \text{GND}$ .
  - $\overline{\text{PORESET}}$  input must be driven asserted and held during this step.
  - $IO\_VSEL$  inputs must be driven during this step and held stable during normal operation.
  - $USB\_V_{DD\_3P3}$  rise time (10% to 90%) has a minimum of 350  $\mu\text{s}$ .
2. Bring up  $V_{DD\_CA\_CB\_PL}$ ,  $SV_{DD}$ ,  $AV_{DD}$  (cores, platform, SerDes) and  $USB\_V_{DD\_1P0}$ .  $V_{DD\_CA\_CB\_PL}$  and  $USB\_V_{DD\_1P0}$  must be ramped up simultaneously.
3. Bring up  $GV_{DD}$  (DDR) and  $XV_{DD}$ .
4. Negate  $\overline{\text{PORESET}}$  input as long as the required assertion/hold time has been met per [Table 17](#).
5. For secure boot fuse programming: After negation of  $\overline{\text{PORESET}}$ , drive  $POV_{DD} = 1.5\text{ V}$  after a required minimum delay per [Table 5](#). After fuse programming is completed, it is required to return  $POV_{DD} = \text{GND}$  before the system is power cycled ( $\overline{\text{PORESET}}$  assertion) or powered down ( $V_{DD\_CA\_CB\_PL}$  ramp down) per the required timing specified in [Table 5](#). See [Section 5](#), “Security Fuse Processor,” for additional details.

### WARNING

Only two secure boot fuse programming events are permitted per lifetime of a device.

No activity other than that required for secure boot fuse programming is permitted while  $POV_{DD}$  driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while  $POV_{DD} = \text{GND}$ .

## 2.7 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements. This table provides the RESET initialization AC timing specifications.

**Table 17. RESET Initialization Timing Specifications**

Parameter	Min	Max	Unit <sup>1</sup>	Note
Required assertion time of $\overline{\text{PORESET}}$	1	—	ms	3
Required input assertion time of $\overline{\text{HRESET}}$	32	—	SYCLKs	1, 2
Input setup time for POR configs with respect to negation of $\overline{\text{PORESET}}$	4	—	SYCLKs	1
Input hold time for all POR configs with respect to negation of $\overline{\text{PORESET}}$	2	—	SYCLKs	1
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of $\overline{\text{PORESET}}$	—	5	SYCLKs	1

**Note:**

1. SYCLK is the primary clock input for the device.
2. The device asserts  $\overline{\text{HRESET}}$  as an output when  $\overline{\text{PORESET}}$  is asserted to initiate the power-on reset process. The device releases  $\overline{\text{HRESET}}$  sometime after  $\overline{\text{PORESET}}$  is negated. The exact sequencing of  $\overline{\text{HRESET}}$  negation is documented in Section 4.4.1, “Power-On Reset Sequence,” in the chip reference manual.
3.  $\overline{\text{PORESET}}$  must be driven asserted before the core and platform power supplies are powered up. Refer to Section 2.2, “Power Up Sequencing.”

**Table 18. PLL Lock Times**

Parameter	Min	Max	Unit	Note
PLL lock times	—	100	μs	—

## 2.8 Power-on Ramp Rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid falsely triggering the ESD circuitry. This table provides the power supply ramp rate specifications.

**Table 19. Power Supply Ramp Rate**

Parameter	Min	Max	Unit	Note
Required ramp rate for all voltage supplies (including $\text{OV}_{\text{DD}}/\text{CV}_{\text{DD}}/\text{GV}_{\text{DD}}/\text{BV}_{\text{DD}}/\text{SV}_{\text{DD}}/\text{XV}_{\text{DD}}/\text{LV}_{\text{DD}}$ all $\text{V}_{\text{DD}}$ supplies, $\text{MVREF}$ and all $\text{AV}_{\text{DD}}$ supplies.)	—	36000	V/s	1, 2

**Note:**

1. Ramp rate is specified as a linear ramp from 10 to 90%. If non-linear (For example exponential), the maximum rate of change from 200 to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.
2. Over full recommended operating temperature range (see Table 3).

## 2.9 DDR3 and DDR3L SDRAM Controller

This section describes the DC and AC electrical specifications for the DDR3 and DDR3L SDRAM controller interface. Note that the required  $\text{GV}_{\text{DD}}(\text{typ})$  voltage is 1.5 V when interfacing to DDR3 SDRAM and  $\text{GV}_{\text{DD}}(\text{typ})$  voltage is 1.35 V when interfacing to DDR3L SDRAM.

## 2.12.2.2 RGMII AC Timing Specifications

This table shows the RGMII AC timing specifications.

**Table 37. RGMII AC Timing Specifications**

For recommended operating conditions, see [Table 3](#).

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Note
Data to clock output skew (at transmitter)	$t_{SKRGT\_TX}$	-500	0	500	ps	5
Data to clock input skew (at receiver)	$t_{SKRGT\_RX}$	1.0	—	2.8	ns	2
Clock period duration	$t_{RGT}$	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	$t_{RGTH}/t_{RGT}$	40	50	60	%	3, 4
Duty cycle for Gigabit	$t_{RGTH}/t_{RGT}$	45	50	55	%	—
Rise time (20%–80%)	$t_{RGTR}$	—	—	0.75	ns	—
Fall time (20%–80%)	$t_{RGTF}$	—	—	0.75	ns	—

**Note:**

1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns, respectively.
4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three  $t_{RGT}$  of the lowest speed transitioned between.
5. The frequency of RX\_CLK should not exceed the frequency of GTX\_CLK125 by more than 300ppm.

## Electrical Characteristics




Figure 16. RGMII AC Timing and Multiplexing Diagrams

## 2.12.3 Ethernet Management Interface

This section discusses the electrical characteristics for the EMI1 interfaces. EMI1 is the PHY management interface controlled by the MDIO controller associated with Frame Manager 1 1GMAC-1.

### 2.12.3.1 Ethernet Management Interface DC Electrical Characteristics

The Ethernet management interface is defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for the Ethernet management interface is provided in this table.

Table 38. Ethernet Management Interface DC Electrical Characteristics (LV<sub>DD</sub> = 3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V <sub>IH</sub>	2.0	—	V	2
Input low voltage	V <sub>IL</sub>	—	0.9	V	2
Input high current (LV <sub>DD</sub> = Max, V <sub>IN</sub> = 2.1 V)	I <sub>IH</sub>	—	40	μA	1
Input low current (LV <sub>DD</sub> = Max, V <sub>IN</sub> = 0.5 V)	I <sub>IL</sub>	-600	—	μA	1
Output high voltage (LV <sub>DD</sub> = Min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.4	—	V	—
Output low voltage (LV <sub>DD</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	—	0.4	V	—

**Electrical Characteristics**

**Table 43. eTSEC IEEE 1588 AC Timing Specifications (continued)**


For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typ	Max	Unit	Note
-----------	--------	-----	-----	-----	------	------

**Note:**

1.  $T_{RX\_CLK}$  is the maximum clock period of eTSEC receiving clock selected by TMR\_CTRL[CKSEL]. See the chip reference manual for a description of TMR\_CTRL registers.
2. The maximum value of  $t_{T1588CLK}$  is not only defined by the value of  $T_{RX\_CLK}$ , but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of  $t_{T1588CLK}$  is 2800, 280, and 56 ns, respectively.
3. It needs to be at least two times the clock period of the clock selected by TMR\_CTRL[CKSEL]. See the chip reference manual for a description of TMR\_CTRL registers.


This figure shows the data and command output AC timing diagram.



**Note:** The output delay is counted starting at the rising edge if  $t_{T1588CLKOUT}$  is noninverting. Otherwise, it is counted starting at the falling edge.

**Figure 18. eTSEC IEEE 1588 Output AC Timing**

This figure shows the data and command input AC timing diagram.



**Figure 19. eTSEC IEEE 1588 Input AC Timing**

**Table 50. eSDHC Interface DC Electrical Characteristics (continued)**For recommended operating conditions, see [Table 3](#).

Characteristic	Symbol	Condition	Min	Max	Unit	Note
Output low voltage	$V_{OL}$	$I_{OL} = 100\mu\text{A}$ at $CV_{DD}$ min	—	$0.125 \times CV_{DD}$	V	—
Output high voltage	$V_{OH}$	$I_{OH} = -100\mu\text{A}$ at $CV_{DD}$ min	$CV_{DD} - 0.2$	—	V	2
Output low voltage	$V_{OL}$	$I_{OL} = 2\text{ mA}$ at $CV_{DD}$ min	—	0.3	V	2

**Note:**

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $CV_{IN}$  values found in [Table 3](#).
2. Open drain mode for MMC cards only.

## 2.15.2 eSDHC AC Timing Specifications

This table provides the eSDHC AC timing specifications as defined in [Figure 23](#) and [Figure 24](#).**Table 51. eSDHC AC Timing Specifications**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
SD_CLK clock frequency: SD/SDIO full-speed/high-speed mode MMC full-speed/high-speed mode	$f_{SHSCK}$	0	25/50 20/52	MHz	2, 4
SD_CLK clock low time—full-speed/high-speed mode	$t_{SHSCKL}$	10/7	—	ns	4
SD_CLK clock high time—full-speed/high-speed mode	$t_{SHSCKH}$	10/7	—	ns	4
SD_CLK clock rise and fall times	$t_{SHSCKR}/$ $t_{SHSCKF}$	—	3	ns	4
Input setup times: SD_CMD, SD_DATx, SD_CD to SD_CLK	$t_{SHSIVKH}$	2.5	—	ns	4
Input hold times: SD_CMD, SD_DATx, SD_CD to SD_CLK	$t_{SHSIXKH}$	2.5	—	ns	3,4
Output delay time: SD_CLK to SD_CMD, SD_DATx valid	$t_{SHSKHOV}$	-3	3	ns	4

**Note:**

1. The symbols used for timing specifications herein follow the pattern of  $t_{(\text{first three letters of functional block})(\text{signal})(\text{state}) (\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first three letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{FHSKHOV}$  symbolizes eSDHC high-speed mode device timing (SHS) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that in general, the clock reference symbol is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. In full-speed mode, the clock frequency value can be 0–25 MHz for an SD/SDIO card and 0–20 MHz for an MMC card. In high-speed mode, the clock frequency value can be 0–50 MHz for an SD/SDIO card and 0–52 MHz for an MMC card.
3. To satisfy setup timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.
4.  $C_{CARD} \leq 10\text{ pF}$ , (1 card), and  $C_L = C_{BUS} + C_{HOST} + C_{CARD} \leq 40\text{ pF}$

## 2.17.2 JTAG AC Timing Specifications

This table provides the JTAG AC timing specifications as defined in Figure 25 through Figure 28.

**Table 55. JTAG AC Timing Specifications**


For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
JTAG external clock frequency of operation	$f_{JTG}$	0	33.3	MHz	—
JTAG external clock cycle time	$t_{JTG}$	30	—	ns	—
JTAG external clock pulse width measured at OVDD/2 V	$t_{JKHKL}$	15	—	ns	—
JTAG external clock rise and fall times	$t_{JGR}/t_{JGF}$	0	2	ns	—
$\overline{TRST}$ assert time	$t_{TRST}$	25	—	ns	2
Input setup times				ns	—
Boundary-scan USB only	$t_{JDVKH}$	14	—		
Boundary (except USB)		4			
TDI, TMS		4			
Input hold times	$t_{JDXKH}$	10	—	ns	—
Output valid times					
Boundary-scan data	$t_{JKLDV}$	—	15	ns	3
TDO			10		
Output hold times	$t_{JKLDX}$	0	—	ns	3

**Note:**

- The symbols used for timing specifications follow the pattern  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{JDVKH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- $\overline{TRST}$  is an asynchronous level sensitive signal. The setup time is for test purposes only.
- All outputs are measured from the midpoint voltage of the falling edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

This figure provides the AC test load for TDO and the boundary-scan outputs of the device.



**Figure 25. AC Test Load for the JTAG Interface**

Table 57. I<sup>2</sup>C AC Timing Specifications (continued)


For recommended operating conditions, see Table 3.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
Noise margin at the LOW level for each connected device (including hysteresis)	$V_{NL}$	$0.1 \times OV_{DD}$	—	V	—
Noise margin at the HIGH level for each connected device (including hysteresis)	$V_{NH}$	$0.2 \times OV_{DD}$	—	V	—
Capacitive load for each bus line	Cb	—	400	pF	—


**Note:**

- The symbols used for timing specifications herein follow the pattern  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{I2DVKH}$  symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{I2SXKL}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the  $t_{I2C}$  clock reference (K) going to the low (L) state or hold time. Also,  $t_{I2PVKH}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time.
- The requirements for I<sup>2</sup>C frequency calculation must be followed. Refer to Freescale application note AN2919, "Determining the I2C Frequency Divider Ratio for SCL."
- As a transmitter, the device provides a delay time of at least 300 ns for the SDA signal (referred to the  $V_{IHmin}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the device acts as the I<sup>2</sup>C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the device does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the device as transmitter, application note AN2919 referred to in note 2 above is recommended.
- The maximum  $t_{I2OVKL}$  must be met only if the device does not stretch the LOW period ( $t_{I2CL}$ ) of the SCL signal.

This figure provides the AC test load for the I<sup>2</sup>C.


Figure 29. I<sup>2</sup>C AC Test Load

This figure shows the AC timing diagram for the I<sup>2</sup>C bus.

Figure 30. I<sup>2</sup>C Bus AC Timing Diagram

## Electrical Characteristics

This figure shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. This figure shows the waveform for either a transmitter output ( $\overline{SD\_TXn}$  and  $\overline{SD\_RXn}$ ) or a receiver input ( $\overline{SD\_RXn}$  and  $\overline{SD\_TXn}$ ). Each signal swings between A volts and B volts where  $A > B$ .



**Figure 32. Differential Voltage Definitions for Transmitter or Receiver**

Using this waveform, the definitions are as shown in the following list. To simplify the illustration, the definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment:

**Single-Ended Swing** The transmitter output signals and the receiver input signals  $\overline{SD\_TXn}$ ,  $\overline{SD\_TXn}$ ,  $\overline{SD\_RXn}$  and  $\overline{SD\_RXn}$  each have a peak-to-peak swing of  $A - B$  volts. This is also referred as each signal wire's single-ended swing.

**Differential Output Voltage,  $V_{OD}$  (or Differential Output Swing):**

The differential output voltage (or swing) of the transmitter,  $V_{OD}$ , is defined as the difference of the two complimentary output voltages:  $V_{SD\_TXn} - V_{\overline{SD\_TXn}}$ . The  $V_{OD}$  value can be either positive or negative.

**Differential Input Voltage,  $V_{ID}$  (or Differential Input Swing):**

The differential input voltage (or swing) of the receiver,  $V_{ID}$ , is defined as the difference of the two complimentary input voltages:  $V_{SD\_RXn} - V_{\overline{SD\_RXn}}$ . The  $V_{ID}$  value can be either positive or negative.

**Differential Peak Voltage,  $V_{DIFFp}$**

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as the differential peak voltage,  $V_{DIFFp} = |A - B|$  volts.


**Differential Peak-to-Peak,  $V_{DIFFp-p}$**

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from  $A - B$  to  $-(A - B)$  volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage,  $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A - B)|$  volts, which is twice the differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-to-peak voltage can also be calculated as  $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$ .

**Differential Waveform**


The differential waveform is constructed by subtracting the inverting signal ( $\overline{SD\_TXn}$ , for example) from the non-inverting signal ( $\overline{SD\_TXn}$ , for example) within a differential pair. There is

- For an external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different common mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (SGND). This figure shows the SerDes reference clock input requirement for AC-coupled connection scheme.



**Figure 35. Differential Reference Clock Input DC Requirements (External AC-Coupled)**

- Single-Ended Mode
  - The reference clock can also be single-ended. The SD\_REF\_CLKn input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from  $V_{\text{MIN}}$  to  $V_{\text{MAX}}$ ) with  $\overline{\text{SD\_REF\_CLKn}}$  either left unconnected or tied to ground.
  - The SD\_REF\_CLKn input average voltage must be between 200 and 400 mV. Figure 36 shows the SerDes reference clock input requirement for single-ended signaling mode.
  - To meet the input amplitude requirement, the reference clock inputs may need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase ( $\overline{\text{SD\_REF\_CLKn}}$ ) through the same source impedance as the clock input (SD\_REF\_CLKn) in use.



**Figure 36. Single-Ended Reference Clock Input DC Requirements**

### 2.20.2.3 AC Requirements for SerDes Reference Clocks

This table lists AC requirements for the PCI Express, SGMII, Serial RapidIO, SATA and Aurora SerDes reference clocks to be guaranteed by the customer's application design.

**Table 61. SD\_REF\_CLK $n$  and  $\overline{\text{SD\_REF\_CLK}}_n$  Input Clock Requirements (SV<sub>DD</sub> = 1.0 V)**

For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typ	Max	Unit	Note
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ frequency range	$t_{\text{CLK\_REF}}$	—	100/125/156.25	—	MHz	1
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ clock frequency tolerance	$t_{\text{CLK\_TOL}}$	-350	—	350	ppm	—
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ reference clock duty cycle	$t_{\text{CLK\_DUTY}}$	40	50	60	%	4
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ max deterministic peak-peak jitter at 10 <sup>-6</sup> BER	$t_{\text{CLK\_DJ}}$	—	—	42	ps	—
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ total reference clock jitter at 10 <sup>-6</sup> BER (peak-to-peak jitter at refClk input)	$t_{\text{CLK\_TJ}}$	—	—	86	ps	2
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ rising/falling edge rate	$t_{\text{CLKRRR}}/t_{\text{CLKFR}}$	1	—	4	V/ns	3
Differential input high voltage	V <sub>IH</sub>	200	—	—	mV	4
Differential input low voltage	V <sub>IL</sub>	—	—	-200	mV	4
Rising edge rate (SD_REF_CLK $n$ ) to falling edge rate ( $\overline{\text{SD\_REF\_CLK}}_n$ ) matching	Rise-Fall Matching	—	—	20	%	5, 6

**Note:**

- Caution:** Only 100, 125 and 156.25 have been tested. In-between values do not work correctly with the rest of the system.
- Limits from PCI Express CEM Rev 2.0
- Measured from -200 mV to +200 mV on the differential waveform (derived from SD\_REF\_CLK $n$  minus  $\overline{\text{SD\_REF\_CLK}}_n$ ). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See [Figure 37](#).
- Measurement taken from differential waveform
- Measurement taken from single-ended waveform
- Matching applies to rising edge for SD\_REF\_CLK $n$  and falling edge rate for  $\overline{\text{SD\_REF\_CLK}}_n$ . It is measured using a 200 mV window centered on the median cross point where SD\_REF\_CLK $n$  rising meets  $\overline{\text{SD\_REF\_CLK}}_n$  falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD\_REF\_CLK $n$  must be compared to the fall edge rate of  $\overline{\text{SD\_REF\_CLK}}_n$ , the maximum allowed difference should not exceed 20% of the slowest edge rate. See [Figure 38](#).

## Electrical Characteristics

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below based on the application usage:

- [Section 2.20.4, “PCI Express”](#)
- [Section 2.20.5, “Serial RapidIO \(sRIO\)”](#)
- [Section 2.20.6, “Aurora”](#)
- [Section 2.20.7, “Serial ATA \(SATA\)”](#)
- [Section 2.20.8, “SGMII Interface”](#)

### 2.20.4 PCI Express

This section describes the clocking dependencies, DC and AC electrical specifications for the PCI Express bus.

#### 2.20.4.1 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a  $\pm 300$  ppm tolerance.

#### 2.20.4.2 PCI Express Clocking Requirements for $\overline{\text{SD\_REF\_CLK}}_n$ and $\text{SD\_REF\_CLK}_n$

SerDes banks 1–2 ( $\overline{\text{SD\_REF\_CLK}}[1:2]$  and  $\text{SD\_REF\_CLK}[1:2]$ ) may be used for various SerDes PCI Express configurations based on the RCW configuration field  $\text{SRDS\_PRTCL}$ .

For more information on these specifications, see [Section 2.20.2, “SerDes Reference Clocks.”](#)

#### 2.20.4.3 PCI Express DC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

##### 2.20.4.3.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 GT/s and 5 GT/s.

This table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

**Table 62. PCI Express 2.0 (2.5 GT/s) Differential Transmitter (Tx) Output DC Specifications**  
( $XV_{DD} = 1.5 \text{ V or } 1.8 \text{ V}$ )

For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential peak-to-peak output voltage	$V_{\text{TX-DIFFp-p}}$	800	—	1200	mV	$V_{\text{TX-DIFFp-p}} = 2 \times  V_{\text{TX-D+}} - V_{\text{TX-D-}} $ See Note 1.
De-emphasized differential output voltage (ratio)	$V_{\text{TX-DE-RATIO}}$	3.0	3.5	4.0	dB	Ratio of the $V_{\text{TX-DIFFp-p}}$ of the second and following bits after a transition divided by the $V_{\text{TX-DIFFp-p}}$ of the first bit after a transition. See Note 1.
DC differential Tx impedance	$Z_{\text{TX-DIFF-DC}}$	80	100	120	$\Omega$	Tx DC differential mode low Impedance

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.


All unit intervals are specified with a tolerance of  $\pm 100$  ppm. The worst case frequency difference between any transmit and receive clock is 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.

### 2.20.5.1 Signal Definitions

This section defines the terms used in the description and specification of the differential signals used by the LP-Serial links. This figure shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and  $\overline{\text{TD}}$ ) or a receiver input (RD and  $\overline{\text{RD}}$ ). Each signal swings between A volts and B volts where  $A > B$ . Using these waveforms, the definitions are as follows:

- The transmitter output signals and the receiver input signals—TD,  $\overline{\text{TD}}$ , RD, and  $\overline{\text{RD}}$ —each have a peak-to-peak swing of  $A - B$  volts.
- The differential output signal of the transmitter,  $V_{\text{OD}}$ , is defined as  $V_{\text{TD}} - V_{\overline{\text{TD}}}$
- The differential input signal of the receiver,  $V_{\text{ID}}$ , is defined as  $V_{\text{RD}} - V_{\overline{\text{RD}}}$
- The differential output signal of the transmitter and the differential input signal of the receiver each range from  $A - B$  to  $-(A - B)$  volts
- The peak value of the differential transmitter output signal and the differential receiver input signal is  $A - B$  volts.
- The peak-to-peak value of the differential transmitter output signal and the differential receiver input signal is  $2 \times (A - B)$  volts.



**Figure 41. Differential Peak-Peak Voltage of Transmitter or Receiver**

To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V, and each of its outputs, TD and  $\overline{\text{TD}}$ , has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and  $\overline{\text{TD}}$  is 500 mV p-p. The differential output signal ranges between 500 mV and  $-500$  mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mV p-p.

### 2.20.5.2 Equalization

With the use of high-speed serial links, the interconnect media causes degradation of the signal at the receiver and produces effects such as inter-symbol interference (ISI) or data-dependent jitter. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are as follows:

- Pre-emphasis on the transmitter
- A passive high-pass filter network placed at the receiver, often referred to as passive equalization.

### 2.20.7.1.2 SATA DC Receiver (Rx) Input Characteristics

This table provides the Gen1i or 1.5 Gbits/s differential receiver input DC characteristics for the SATA interface.

**Table 80. Gen1i/1.5 G Receiver (Rx) Input DC Specifications ( $XV_{DD} = 1.5\text{ V}$  or  $1.8\text{ V}$ )**

For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential input voltage	$V_{SATA\_RXDIFF}$	240	—	600	mV p-p	1
Differential Rx input impedance	$Z_{SATA\_RXSEIM}$	85	100	115	$\Omega$	—
OOB signal detection threshold	$V_{SATA\_OOB}$	50	120	240	mV p-p	—

**Note:**

1. Voltage relative to common of either signal comprising a differential pair

This table provides the Gen2i or 3 Gbits/s differential receiver input DC characteristics for the SATA interface.

**Table 81. Gen2i/3 G Receiver (Rx) Input DC Specifications ( $XV_{DD} = 1.5\text{ V}$  or  $1.8\text{ V}$ )**

For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential input voltage	$V_{SATA\_RXDIFF}$	275	—	750	mV p-p	1
Differential Rx input impedance	$Z_{SATA\_RXSEIM}$	85	100	115	$\Omega$	2
OOB signal detection threshold	$V_{SATA\_OOB}$	75	120	240	mV p-p	2

**Note:**

1. Voltage relative to common of either signal comprising a differential pair
2. DC impedance

### 2.20.7.2 SATA AC Timing Specifications

This section discusses the SATA AC timing specifications.

#### 2.20.7.2.1 AC Requirements for SATA REF\_CLK

The AC requirements for the SATA reference clock are listed in this table to be guaranteed by the customer's application design.

**Table 82. SATA Reference Clock Input Requirements**

For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typ	Max	Unit	Note
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ frequency range	$t_{CLK\_REF}$	—	100/125	—	MHz	1
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ clock frequency tolerance	$t_{CLK\_TOL}$	-350	—	+350	ppm	—
SD_REF_CLK/ $\overline{\text{SD\_REF\_CLK}}$ reference clock duty cycle (measured at 1.6 V)	$t_{CLK\_DUTY}$	40	50	60	%	—

**Table 83. Gen1i/1.5 G Transmitter (Tx) AC Specifications (continued)**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typ	Max	Unit	Note
-----------	--------	-----	-----	-----	------	------

**Note:**

1. Measured at Tx output pins peak to peak phase variation, random data pattern

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

**Table 84. Gen 2i/3 G Transmitter (Tx) AC Specifications**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typ	Max	Unit	Note
Channel speed	$t_{CH\_SPEED}$	—	3.0	—	Gbps	—
Unit Interval	$T_{UI}$	333.2167	333.3333	335.1167	ps	—
Total jitter $f_{C3dB} = f_{BAUD} \div 10$	$U_{SATA\_TXTJfB/10}$	—	—	0.3	UI p-p	1
Total jitter $f_{C3dB} = f_{BAUD} \div 500$	$U_{SATA\_TXTJfB/500}$	—	—	0.37	UI p-p	1
Total jitter $f_{C3dB} = f_{BAUD} \div 1667$	$U_{SATA\_TXTJfB/1667}$	—	—	0.55	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 10$	$U_{SATA\_TXDJfB/10}$	—	—	0.17	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 500$	$U_{SATA\_TXDJfB/500}$	—	—	0.19	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 1667$	$U_{SATA\_TXDJfB/1667}$	—	—	0.35	UI p-p	1

**Note:**

1. Measured at Tx output pins peak-to-peak phase variation, random data pattern

## 2.20.7.4 AC Differential Receiver Input Characteristics

This table provides the Gen1i or 1.5 Gbits/s differential receiver input AC characteristics for the SATA interface. The AC timing specifications do not include RefClk jitter.

**Table 85. Gen 1i/1.5G Receiver (Rx) AC Specifications**For recommended operating conditions, see [Table 3](#).

Parameter	Symbol	Min	Typical	Max	Unit	Note
Unit Interval	$T_{UI}$	666.4333	666.6667	670.2333	ps	—
Total jitter data-data 5 UI	$U_{SATA\_TXTJ5UI}$	—	—	0.43	UI p-p	1
Total jitter, data-data 250 UI	$U_{SATA\_TXTJ250UI}$	—	—	0.60	UI p-p	1
Deterministic jitter, data-data 5 UI	$U_{SATA\_TXDJ5UI}$	—	—	0.25	UI p-p	1
Deterministic jitter, data-data 250 UI	$U_{SATA\_TXDJ250UI}$	—	—	0.35	UI p-p	1

**Note:**

1. Measured at receiver.

### 3.1.4 e500mc Core Complex PLL Select

The clock frequency of each the e500mc core 0–3 complex is determined by the binary value of the RCW field `CCn_PLL_SEL`. These tables describe the supported ratios for each core complex 0–3, where each individual core complex can select a frequency from the table.

**Table 96. e500mc Core Complex [0,1] PLL Select**

Binary Value of <code>C<sub>n</sub>_PLL_SEL</code> for <code>n=[0,1]</code>	e500mc:Core Cluster Ratio
0000	CC1 PLL /1
0001	CC1 PLL /2
0100	CC2 PLL /1
All Others	Reserved

**Table 97. e500mc Core Complex [2,3] PLL Select**

Binary Value of <code>C<sub>n</sub>_PLL_SEL</code> for <code>n=[0,1]</code>	e500mc:Core Cluster Ratio
0000	CC1 PLL /1
0100	CC2 PLL /1
0101	CC2 PLL /2
All Others	Reserved

### 3.1.5 DDR Controller PLL Ratios

The single DDR memory controller complexes can be asynchronous to the platform, depending on configuration.

[Table 98](#) describes the clock ratio between the DDR memory controller PLLs and the externally supplied SYSCLK input (asynchronous mode).

In asynchronous DDR mode, the DDR data rate to SYSCLK ratios supported are listed in this table. This ratio is determined by the binary value of the RCW configuration field `MEM_PLL_RAT[10:14]`.

The RCW configuration field `MEM_PLL_CFG[8:9]` must be set to `MEM_PLL_CFG[8:9] = 0b01` if the applied DDR PLL reference clock frequency is greater than the cutoff frequency listed in [Table 98](#) for asynchronous DDR clock ratios; otherwise, set `MEM_PLL_CFG[8:9] = 0b00`.

#### NOTE

The RCW Configuration field `DDR_SYNC` (bit 184) must be set to 0b0 for asynchronous mode.

The RCW Configuration field `DDR_RATE` (bit 232) must be set to b'0 for asynchronous mode

The RCW Configuration field `DDR_RSV0` (bit 234) must be set to b'0 for all ratios.