



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f1230-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 3.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F1230/1330 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F1230/1330 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- · Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F1230/1330 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all powermanaged modes, is often the time base for functions such as a real-time clock.

Most often, a 32.768 kHz watch crystal is connected between the T1OSO/T1CKI and T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground. The Timer1 oscillator is discussed in greater detail in **Section 13.2 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F1230/1330 devices are shown in Figure 3-8. See **Section 20.0** "**Special Features of the CPU**" for Configuration register details.

## FIGURE 3-8: PIC18F1230/1330 CLOCK DIAGRAM



Note: The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 6.5 "Data Memory and the Extended Instruction Set" for more information.

The data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 6.5.1 "Indexed Addressing with Literal Offset**".

## 6.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

#### 6.4.2 DIRECT ADDRESSING

Direct Addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 6.3.3 "General Purpose Register File") or a location in the Access Bank (Section 6.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 6.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

#### 6.4.3 INDIRECT ADDRESSING

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 6-5.

#### EXAMPLE 6-5: HOW TO CLEAR RAM (BANK 0) USING INDIRECT ADDRESSING

	LFSR	FSR0, 00h	;
NEXT	CLRF	POSTINC0	; Clear INDF
			; register then
			; inc pointer
	BTFSS	FSROH, O	; All done with
			; Bank0?
	BRA	NEXT	; NO, clear next
CONTINU	Е		; YES, continue

## 7.5 Writing to Flash Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 8 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 8 holding registers before executing a write operation.





#### 7.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 8 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the row erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 8 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
  set EEPGD bit to point to program memory;
  - clear the CFGS bit to access program memory;
  - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

This procedure will require about 6 ms to update one row of 8 bytes of memory. An example of the required code is given in Example 7-3.

**Note:** Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 8 bytes in the holding register.

#### REGISTER 11-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0
OSCFIF	—	—	EEIF	—	LVDIF	—	—
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 7	OSCFIF: Osc	illator Fail Inter	rupt Flag bit				
	1 = Device os	scillator failed,	clock input ha	s changed to I	NTOSC (must b	e cleared in so	ftware)
	0 = Device cl	ock operating					
bit 6-5	Unimplement	ted: Read as 'o	)'				
bit 4	EEIF: Data E	EPROM/Flash	Write Operation	on Interrupt Fla	ag bit		
	1 = The write	operation is co	omplete (must	be cleared in	software)		
	0 = The write	operation is no	ot complete or	has not been	started		
bit 3	Unimplement	ted: Read as 'd	)'				
bit 2	LVDIF: Low-V	oltage Detect I	nterrupt Flag	bit			
	1 = A low-vol	tage condition	occurred				
	0 = A low-vol	tage condition	has not occur	red			
bit 1-0	Unimplement	ted: Read as '	)'				

#### REGISTER 11-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
—	—	—	PTIF	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4 **PTIF:** PWM Time Base Interrupt bit

1 = PWM time base matched the value in PTPER register. Interrupt is issued according to the postscaler settings. PTIF must be cleared in software.

0 = PWM time base has not matched the value in PTPER register

bit 3-0 Unimplemented: Read as '0'

# PIC18F1230/1330

NOTES:

#### 14.12.2 FAULT INPUT MODE

The FLTAMOD bit in the FLTCONFIG register determines whether the PWM I/O pins are deactivated when they are overridden by a Fault input.

FLTAS bit in the FLTCONFIG register gives the status of the Fault A input.

The Fault input has two modes of operation:

#### • Inactive Mode (FLTAMOD = 0)

This is a catastrophic Fault Management mode. When the Fault occurs in this mode, the PWM outputs are deactivated. The PWM pins will remain in Inactivated mode until the Fault is cleared (Fault input is driven high) and the corresponding Fault status bit has been cleared in software. The PWM outputs are enabled immediately at the beginning of the following PWM period, after Fault status bit (FLTAS) is cleared.

• Cycle-by-Cycle Mode (FLTAMOD = 1)

When the Fault occurs in this mode, the PWM outputs are deactivated. The PWM outputs will remain in the defined Fault states (all PWM outputs inactive) for as long as the Fault pin is held low. After the Fault pin is driven high, the PWM outputs will return to normal operation at the beginning of the following PWM period and the FLTAS bit is automatically cleared.

## 14.12.3 PWM OUTPUTS WHILE IN FAULT CONDITION

While in the Fault state (i.e., FLTA input is active), the PWM output signals are driven into their inactive states.

#### 14.12.4 PWM OUTPUTS IN DEBUG MODE

The BRFEN bit in the FLTCONFIG register controls the simulation of Fault condition when a breakpoint is hit, while debugging the application using an In-Circuit Debugger (ICD). Setting the BRFEN bit to high enables the Fault condition on breakpoint, thus driving the PWM outputs to inactive state. This is done to avoid any continuous keeping of status on the PWM pin, which may result in damage of the power devices connected to the PWM outputs.

If BRFEN = 0, the Fault condition on breakpoint is disabled.

Note: It is highly recommended to enable the Fault condition on breakpoint if a debugging tool is used while developing the firmware and the high-power circuitry is used. When the device is ready to program after debugging the firmware, the BRFEN bit can be disabled.

#### REGISTER 14-8: FLTCONFIG: FAULT CONFIGURATION REGISTER

P/M/-0	11-0	11_0	11.0	11-0	R/M/0	P/M/O	P///_0			
	0-0	0-0	0-0	0-0						
BRFEN	_	_	_		FLIAS	FLIAMOD	FLIAEN			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
<u></u>										
bit 7	BRFEN: Brea	kpoint Fault Er	nable bit							
	1 = Enable Fa	ault condition o	n a breakpoin	t						
	0 = Disable Fa	ault condition								
bit 6-3	Unimplement	ted: Read as '	כ'							
bit 2	FLTAS: Fault	A Status bit								
	$1 = \overline{FLTA}$ is a	sserted:								
	if FLTAM	DD = 0, cleared	d by the user;							
	if FLTAM	DD = 1, cleared	d automaticall	y at beginning	of the new peri	od when FLTA	is deasserted			
bit 1	FLIAMOD: Fa	ault A Mode bit								
	1 = Cycle-by-Cycle mode: Pins are inactive for the remainder of the current PWM period or until FLTA									
	0 = Inactive n	node <sup>.</sup> Pins are	deactivated (	nalically catastrophic fa	ailure) until <u>FLTA</u>	is deasserted	and FLTAS is			
	cleared b	v the user only								
bit 0	FI TAFN: Fau	It A Enable bit								
	1 = Enable Fa									
	0 = Disable Fa	ault A								

#### FIGURE 15-3: EUSART TRANSMIT BLOCK DIAGRAM







#### FIGURE 15-5: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)





#### FIGURE 15-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

#### TABLE 15-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
PIR1	—	ADIF	RCIF	TXIF	CMP2IF	CMP1IF	CMP0IF	TMR1IF	49
PIE1	—	ADIE	RCIE	TXIE	CMP2IE	CMP1IE	CMP0IE	TMR1IE	49
IPR1	—	ADIP	RCIP	TXIP	CMP2IP	CMP1IP	CMP0IP	TMR1IP	49
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	48
TXREG	EUSART T	ransmit Reg	ister						48
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	48
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	48
SPBRGH EUSART Baud Rate Generator Register High Byte									48
SPBRG	EUSART E	aud Rate G	enerator Re	gister Low	Byte				48

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

#### 15.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

#### 15.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If the signal from the CK pin is to be inverted, set the TXCKP bit.
- 5. If 9-bit transmission is desired, set bit, TX9.
- 6. Enable the transmission by setting enable bit, TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 8. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
PIR1	—	ADIF	RCIF	TXIF	CMP2IF	CMP1IF	CMP0IF	TMR1IF	49
PIE1	_	ADIE	RCIE	TXIE	CMP2IE	CMP1IE	CMP0IE	TMR1IE	49
IPR1	—	ADIP	RCIP	TXIP	CMP2IP	CMP1IP	CMP0IP	TMR1IP	49
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	48
TXREG	EUSART T	ransmit Regi	ister						48
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	48
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	48
SPBRGH	BRGH EUSART Baud Rate Generator Register High Byte								48
SPBRG	EUSART E	aud Rate Ge	enerator Re	gister Low I	Byte				48

TABLE 15-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

#### 16.1 Triggering A/D Conversions

The A/D conversion can be triggered by setting the GO/ DONE bit. This bit can either be set manually by the programmer or by setting the SEVTEN bit of ADCON0. When the SEVTEN bit is set, the Special Event Trigger from the Power Control PWM module triggers the A/D conversion. For more information, see **Section 14.14 "PWM Special Event Trigger"**.

## 16.2 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 16-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is

selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	capa	acitor is disco	nne	ected from	the
	input pi	in.				

To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 16-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 2 k\Omega$
Temperature	=	85°C (system max.)

## EQUATION 16-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF

#### EQUATION 16-2: A/D MINIMUM CHARGING TIME

VH	OLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or			
TC		=	-(Chold)(Ric + Rss + Rs) ln(1/2048)

#### EQUATION 16-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ture c	befficient is only required for temperatures $> 25^{\circ}$ C. Below $25^{\circ}$ C, TCOFF = 0 ms.
ТС	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2047)$ -(25 pF) (1 k $\Omega$ + 2 k $\Omega$ + 2.5 k $\Omega$ ) $\ln(0.0004883)$ 1.05 µs
TACQ	=	0.2 μs + 1 μs + 1.2 μs 2.4 μs

## 19.0 LOW-VOLTAGE DETECT (LVD)

PIC18F1230/1330 devices have a Low-Voltage Detect module (LVD). This is a programmable circuit that allows the user to specify the device voltage trip point. If the device experiences an excursion past the trip point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt. The Low-Voltage Detect Control register (Register 19-1) completely controls the operation of the LVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the LVD module is shown in Figure 19-1.

#### REGISTER 19-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	—	IRVST	LVDEN	LVDL3 <sup>(1)</sup>	LVDL2 <sup>(1)</sup>	LVDL1 <sup>(1)</sup>	LVDL0 <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as 10 <sup>°</sup>
bit 5	IRVST: Internal Reference Voltage Stable Flag bit
	1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage trip point
	<ul> <li>Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage trip point and the LVD interrupt should not be enabled</li> </ul>
bit 4	LVDEN: Low-Voltage Detect Power Enable bit
	1 = LVD enabled
	0 = LVD disabled
bit 3-0	LVDL3:LVDL0: Voltage Detection Limit bits <sup>(1)</sup>
	1111 = Reserved
	1110 = Maximum setting
	•
	•
	0000 = Minimum setting
N	

Note 1: See Table 23-4 in Section 23.0 "Electrical Characteristics" for the specifications.

. .. - .

.. .

. . .

#### REGISTER 20-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

					· ·		
R/P-1	R/P-0	R/P-0	R/P-0	U-0	U-0	U-0	R/P-1
BKBUG	XINST	BBSIZ1	BBSIZ0			_	STVREN
bit 7				·	•		bit 0
Legend:							
R = Readable	e bit	P = Program	mable bit	U = Unimpler	mented bit, read	as '0'	
-n = Value wh	ien device is unp	programmed		u = Unchang	ed from program	nmed state	
bit 7	BKBUG: Bac	kground Debu	gger Enable b	bit			
	1 = Backgrou	nd debugger d	isabled, RB6	and RB7 config	gured as genera	l purpose I/O	pins
	0 = Backgrou	nd debugger e	nabled, RB6	and RB7 are de	edicated to In-Ci	rcuit Debug	
bit 6	XINST: Exten	ded Instruction	i Set Enable t	Dit			
	1 = Instruction 0 = Instruction	n set extensior	and Indexed	Addressing m	ode enabled		
hit 5-4	BBSIZ-1:05:	Boot Block Si	ze Select hits	/ duressing m			
	For PIC18F1	330 device:					
	11 = 1 kW Bc	ot Block size					
	10 = 1 kW Bc	ot Block size					
	01 = 512W B	oot Block size					
	00 <b>= 256W</b> B	oot Block size					
	For PIC18F12	230 device:					
	11 = 51200 B	OOT BIOCK SIZE					
	10 = 512WB	oot Block size					
	00 = 256W B	oot Block size					
bit 3	Unimplemen	ted: Maintain a	<b>as</b> '0'				
bit 2-1	Unimplemen	ted: Read as '	0'				
bit 0	STVREN: Sta	ick Overflow/U	nderflow Rese	et Enable bit			
	1 = Reset on	stack overflow	/underflow en	abled			
	0 = Reset on	stack overflow	/underflow dis	sabled			

## REGISTER 20-9: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
—	—	—	—	—	—	WRT1	WRT0
bit 7							bit 0

Legend:			
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'	
-n = Value when device	is unprogrammed	u = Unchanged from programmed state	
-n = value when device	is unprogrammed	u = Onchanged from programmed state	

Uninplemented. Read as 0
WRT1: Write Protection bit (Block 1 Code Memory Area)
1 = Block 1 is not write-protected 0 = Block 1 is write-protected
WRT0: Write Protection bit (Block 0 Code Memory Area)
1 = Block 0 is not write-protected 0 = Block 0 is write-protected

#### REGISTER 20-10: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC <sup>(1)</sup>	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Read	lable bit C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value	e when device is unprogrammed	u = Unchanged from programmed state
bit 7	WRTD: Write Protection bit (Data	EEPROM)
	1 = Data EEPROM is not write-pr	otected
	0 = Data EEPROM is write-protect	cted

bit 6	W	RTB:	Write	F	Prote	ctio	n bit	(Boo	t E	Block	Memor	y Area)
		-										

- 1 = Boot Block is not write-protected 0 = Boot Block is write-protected
- bit 5 WRTC: Write Protection bit (Configuration Registers)<sup>(1)</sup>
  - 1 = Configuration registers are not write-protected
    - 0 = Configuration registers are write-protected
- bit 4-0 Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

## 21.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

## 21.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

## 21.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 21.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

## 21.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

# PIC18F1230/1330

SUB	LW	S	Subtrac	t W from	n Lite	eral					
Synta	ax:	S	SUBLW k								
Oper	ands:	0	$0 \leq k \leq 255$								
Oper	ation:	k	$k - (W) \rightarrow W$								
Statu	s Affected:	Ν	I, OV, C	, DC, Z							
Enco	ding:	Γ	0000	1000	kk}	ĸk	kkkk				
Desc	ription	V	V is sub teral 'k'.	tracted from The result	m the t is pla	eigh acec	nt-bit I in W.				
Word	ls:	1									
Cycle	es:	1									
QC	ycle Activity:										
	Q1		Q2	Q3			Q4				
	Decode	l lit	Read eral 'k'	Proce Data	:SS a	W	rite to W				
Exan	nple 1:	S	UBLW	02h							
	Before Instruc W C After Instructio W C Z N	tion = on = = = =	01h ? 01h 1 ; 0	result is p	ositiv	е					
Exan	nple 2:	S	UBLW	02h							
	Before Instruc W C After Instructic W C Z N	tion = = n = = =	02h ? 00h 1 ; 1	result is z	ero						
Exan	nple <u>3:</u>	S	UBLW	02h							
	Before Instruc W C After Instructic W C Z N	tion = = n = = =	03h ? FFh 0 1	; (2's comp ; result is r	bleme negati	nt) ve					

SUB	WF		Subtract W from f							
Synta	ax:		SUBWF f {,d {,a}}							
Oper	ands:		$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$							
Oper	ation:		$(f) - (W) \rightarrow dest$							
Statu	s Affected:		N, OV, 0	C, I	DC, Z					
Enco	ding:		0101		11da fff	f ffff				
Desc	ription:		Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset							
Word	ls:		1							
Cycle	es:		1							
QC	ycle Activity:									
	Q1		Q2		Q3	Q4				
	Decode		Read	,	Process	Write to				
		ſ	egister t		Data	destination				
Exan	nple 1:		SUBWF		REG, 1, 0					
	Before Instruc REG W C	tior = = =	1 3 2 ?							
	After Instructio	n_	1							
	W	=	2		rocult in positiv	10				
	Z	=	0	,	result is positiv	/e				
<b>Even</b>	N ania 2:	=	0		DEG 0 0					
Exan	<u>IIPIE Z.</u> Refore Instruc	tior	SUBWF		REG, U, U					
	REG W C	=	2 2 ?							
	After Instructio REG W C	on = = =	2 0 1		result is zero					
	Z	=	1	,						
N =			U		PFG 1 0					
Before Instruction			ואססט		REG, 1, 0					
	REG W C	= = =	1 2 ?							
	After Instructio	n =	FEh	•7	2's compleme	nt)				
	W	=	2	,(						
	Z	=	0	;	result is negati	ve				
	N	=	1							

# PIC18F1230/1330







## 23.2 DC Characteristics: Power-Down and Supply Current PIC18F1230/1330 (Industrial) PIC18LF1230/1330 (Industrial)

PIC18LF1230/1330 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F1230/1330 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Device	Тур	Max	Units	Conditions				
	Power-Down Current (IPD) <sup>(1)</sup>								
	PIC18LF1230/1330	100	742	nA	-40°C				
		0.1	0.742	μA	+25°C	VDD = 2.0V ( <b>Sleen</b> mode)			
		0.2	4.80	μA	+85°C	(encep mode)			
	PIC18LF1230/1330	0.1	1.20	μA	-40°C				
		0.1	1.20	μA	+25°C	VDD = 3.0V ( <b>Sleen</b> mode)			
		0.3	7.80	μA	+85°C	(encep mode)			
	All devices	0.1	7.79	μA	-40°C				
		0.1	7.79	μA	+25°C	VDD = 5.0V			
		0.4	14.8	μA	+85°C	(Sleep mode)			
	Extended devices only	10	119	μA	+125°C				

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** Low-power Timer1 oscillator selected.

**4:** BOR and LVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

## 23.2 DC Characteristics: Power-Down and Supply Current PIC18F1230/1330 (Industrial) PIC18LF1230/1330 (Industrial) (Continued)

PIC18LF1230/1330 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F1230/1330 (Industrial, Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD) <sup>(2)</sup>									
	PIC18LF1230/1330	14	39.6	μA	-40°C					
		15	39.6	μΑ	+25°C	VDD = 2.0V				
		16	39.6	μΑ	+85°C					
	PIC18LF1230/1330	40	64	μA	-40°C		Fosc = 32 kHz <sup>(4)</sup>			
		35	64	μA	+25°C	VDD = 3.0V	(SEC_RUN mode,			
		31	64	μA	+85°C		Timer1 as clock)			
	All devices	99	147	μA	-40°C					
		81	147	μA	+25°C	VDD = 5.0V				
		75	147	μA	+85°C					
	PIC18LF1230/1330	2.5	11.6	μA	-40°C					
		3.7	11.6	μΑ	+25°C	VDD = 2.0V				
		4.5	11.6	μA	+85°C					
	PIC18LF1230/1330	5.0	14.6	μA	-40°C		Fosc = 32 kHz <sup>(4)</sup>			
		5.4	14.6	μΑ	+25°C	VDD = 3.0V	(SEC_IDLE mode,			
		6.3	14.6	μΑ	+85°C		Timer1 as clock)			
	All devices	8.5	24.6	μA	-40°C					
		9.0	24.6	μΑ	+25°C	VDD = 5.0V				
		10.5	24.6	μA	+85°C					

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

 $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.

Low-power Timer1 oscillator selected.

**4:** BOR and LVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

3:

# PIC18F1230/1330

## FIGURE 23-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Min	Max	Units	Conditions		
40	Tt0H	T0CKI High Pulse Width		No prescaler	0.5 Tcy + 20	_	ns	
			With prescaler	10	-	ns		
41	Tt0L T0CKI Low Pulse Width		No prescaler	0.5 Tcy + 20	_	ns		
				With prescaler	10	—	ns	
42	Tt0P	T0CKI Period	OCKI Period		Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (Tcy + 40)/N	-	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T1CKI High Time	Synchronous, no prescaler		0.5 Tcy + 20	—	ns	
			Synchronous, with prescaler	PIC18FXXXX	10	—	ns	Ī
				PIC18LFXXXX	25	—	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	-	ns	
				PIC18LFXXXX	50	—	ns	VDD = 2.0V
46	Tt1L	T1CKI Low Time	Synchronous, no prescaler		0.5 Tcy + 5	_	ns	
			Synchronous,	PIC18FXXXX	10	_	ns	
			with prescaler	PIC18LFXXXX	25	—	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	_	ns	
				PIC18LFXXXX	50	_	ns	VDD = 2.0V
47	Tt1P	T1CKI Input Synchronous Period			Greater of: 20 ns or (Tcy + 40)/N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	ns	
	Ft1	T1CKI Oscillato	or Input Frequency	DC	50	kHz		
48	Tcke2tmrl	Delay from Ext Increment	ernal T1CKI Clock	2 Tosc	7 Tosc	_		

|--|

## 24.2 Package Details

The following sections give the technical details of the packages.

## 18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES					
Dimensio	n Limits	MIN	NOM	MAX			
Number of Pins	umber of Pins N			18			
Pitch	е	.100 BSC					
Top to Seating Plane	А	-	-	.210			
Molded Package Thickness	A2	.115	.130	.195			
Base to Seating Plane	A1	.015	-	-			
Shoulder to Shoulder Width	E	.300	.310	.325			
Molded Package Width	E1	.240	.250	.280			
Overall Length	D	.880	.900	.920			
Tip to Seating Plane	L	.115	.130	.150			
Lead Thickness	С	.008	.010	.014			
Upper Lead Width	b1	.045	.060	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	-	-	.430			

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B