



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f1230t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.0 POWER-MANAGED MODES

PIC18F1230/1330 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- · Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PIC[®] devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

4.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 4-1.

4.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC3:FOSC0 Configuration bits
- the secondary clock (the Timer1 oscillator)
- · the internal oscillator block (for RC modes)

4.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in **Section 4.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

	OSCC	ON Bits	Module	e Clocking				
Mode	IDLEN<7> ⁽¹⁾	SCS1:SCS0 <1:0>	CPU	Peripherals	Available Clock and Oscillator Source			
Sleep	0	N/A	Off	Off	None – All clocks are disabled			
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block ⁽²⁾ . This is the normal full power execution mode.			
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator			
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block ⁽²⁾			
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC			
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator			
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽²⁾			

TABLE 4-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the **SLEEP** instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

4.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 Configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another power-managed RC mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

4.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

4.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

4.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see **Section 20.3 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 3.7.1 "Oscillator Control Register"**).

4.2.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 4-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN to PRI_RUN mode, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 4-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.

5.4 Brown-out Reset (BOR)

PIC18F1230/1330 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 Configuration bits. There are a total of four BOR configurations which are summarized in Table 5-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0 except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling Brown-out Reset does not automatically enable the PWRT.

5.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'.

Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the Brown-out Reset voltage level is still
	set by the BORV1:BORV0 Configuration
	bits. It cannot be changed in software.

5.4.2 DETECTING BOR

When Brown-out Reset is enabled, the BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. If BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

5.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Configuration		Status of					
BOREN1	BOREN0	(RCON<6>)	BOR Operation				
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.				
0	1	Available	BOR enabled in software; operation controlled by SBOREN.				
1	0	Unavailable	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.				
1	1	Unavailable	BOR enabled in hardware; must be disabled by reprogramming the Configuration bits.				

TABLE 5-1:BOR CONFIGURATIONS

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
INDF2	1230	1330	N/A	N/A	N/A
POSTINC2	1230	1330	N/A	N/A	N/A
POSTDEC2	1230	1330	N/A	N/A	N/A
PREINC2	1230	1330	N/A	N/A	N/A
PLUSW2	1230	1330	N/A	N/A	N/A
FSR2H	1230	1330	0000	0000	uuuu
FSR2L	1230	1330	xxxx xxxx	uuuu uuuu	uuuu uuuu
STATUS	1230	1330	x xxxx	u uuuu	u uuuu
TMR0H	1230	1330	0000 0000	0000 0000	uuuu uuuu
TMR0L	1230	1330	xxxx xxxx	uuuu uuuu	uuuu uuuu
TOCON	1230	1330	1111 1111	1111 1111	นนนน นนนน
OSCCON	1230	1330	0100 q000	0100 q000	uuuu uuqu
LVDCON	1230	1330	00 0101	00 0101	uu uuuu
WDTCON	1230	1330	0	0	u
RCON ⁽⁴⁾	1230	1330	0q-1 11q0	0q-q qquu	uq-u qquu
TMR1H	1230	1330	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR1L	1230	1330	xxxx xxxx	սսսս սսսս	uuuu uuuu
T1CON	1230	1330	0000 0000	u0uu uuuu	uuuu uuuu
ADRESH	1230	1330	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADRESL	1230	1330	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	1230	1330	0 0000	0 0000	u uuuu
ADCON1	1230	1330	0 1111	0 1111	u uuuu
ADCON2	1230	1330	0-00 0000	0-00 0000	u-uu uuuu
BAUDCON	1230	1330	01-00 0-00	01-00 0-00	uu-uu u-uu
CVRCON	1230	1330	0-00 0000	0-00 0000	u-uu uuuu
CMCON	1230	1330	000000	000000	uuuuuu
SPBRGH	1230	1330	0000 0000	0000 0000	นนนน นนนน
SPBRG	1230	1330	0000 0000	0000 0000	นนนน นนนน
RCREG	1230	1330	0000 0000	0000 0000	นนนน นนนน
TXREG	1230	1330	0000 0000	0000 0000	นนนน นนนน
TXSTA	1230	1330	0000 0010	0000 0010	นนนน นนนน
RCSTA	1230	1330	0000 000x	0000 000x	นนนน นนนน

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 5-3 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as '0'.
- 6: Reset condition of PWMEN bits depends on the PWMPIN Configuration bit of CONFIG3L.

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

6.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

6.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

6.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

6.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 6-8.

Those who desire to use bit-oriented or byte-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 22.2.1** "Extended Instruction Syntax".

NOTES:





NOTES:

RTCinit			
	MOVLW	0x80	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	TICON	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	MOVLW	.01	; Reset hours to 1
	MOVWF	hours	
	RETURN		; Done

EXAMPLE 13-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

TABLE 13-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
PIR1	—	ADIF	RCIF	TXIF	CMP2IF	CMP1IF	CMP0IF	TMR1IF	49
PIE1	—	ADIE	RCIE	TXIE	CMP2IE	CMP1IE	CMP0IE	TMR1IE	49
IPR1	—	ADIP	RCIP	TXIP	CMP2IP	CMP1IP	CMP0IP	TMR1IP	49
TMR1L	L Timer1 Register Low Byte								
TMR1H	Timer1 Register High Byte								48
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	48

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine acquisition time, see **Section 16.2 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/ \mbox{D} conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)

- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR

• Waiting for the A/D interrupt

- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

FIGURE 16-2: A/D TRANSFER FUNCTION



FIGURE 16-3: ANALOG INPUT MODEL



17.0 COMPARATOR MODULE

The analog comparator module contains three comparators. The inputs can be selected from the analog inputs multiplexed with pins RA0, RB2 and RB3, as well as the on-chip voltage reference (see

Section 18.0 "Comparator Voltage Reference Module"). The digital outputs are not available at the pin level and can only be read through the control register, CMCON (Register 17-1). CMCON also selects the comparator input.

REGISTER 17-1: CMCON: COMPARATOR CONTROL REGISTER

R-0	R-0	R-0	U-0	U-0	R/W-0	R/W-0	R/W-0
C2OUT	C1OUT	C0OUT	—	—	CMEN2	CMEN1	CMEN0
bit 7							bit 0

Legend:									
R = Readable bit -n = Value at POR		W = Writable bit	U = Unimplemented bit,	read as '0'					
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	C2OUT:	C2OUT: Comparator 2 Output bit							
	1 = C2 \	/IN+ > C2 VIN- (CVREF)							
	0 = C2 \	/IN+ < C2 VIN- (CVREF)							
bit 6	C1OUT:	C1OUT: Comparator 1 Output bit							
	1 = C1 \	/IN+ > C1 VIN- (CVREF)							
	0 = C1 \	/IN+ < C1 VIN- (CVREF)-							

bit 1	CMEN1: Comparator 1 Enable bit
	1 = Comparator 1 is enabled
	0 = Comparator 1 is disabled
bit 0	CMEN0: Comparator 0 Enable bit
	1 = Comparator 0 is enabled
	0 = Comparator 0 is disabled

COOUT: Comparator 0 Output bit 1 = C0 VIN+ > C0 VIN- (CVREF) 0 = C0 VIN+ < C0 VIN- (CVREF)

Unimplemented: Read as '0'

CMEN2: Comparator 2 Enable bit 1 = Comparator 2 is enabled 0 = Comparator 2 is disabled

bit 5

bit 4-3

bit 2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
CMCON	C2OUT	C1OUT	COOUT		_	CMEN2	CMEN1	CMEN0	48
CVRCON	CVREN	—	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	48
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
PIR1	_	ADIF	RCIF	TXIF	CMP2IF	CMP1IF	CMP0IF	TMR1IF	49
PIE1	_	ADIE	RCIE	TXIE	CMP2IE	CMP1IE	CMP0IE	TMR1IE	49
IPR1	—	ADIP	RCIP	TXIP	CMP2IP	CMP1IP	CMP0IP	TMR1IP	49
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5 ⁽²⁾	RA4	RA3	RA2	RA1	RA0	50
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	PORTA Da	ata Latch Re	egister (Rea	d and Write	to Data La	tch)	49
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	ata Directior	n Control Re	egister			49
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	50
LATB	PORTB Da	ta Latch Reg	ister (Read	and Write to	o Data Latc	h)			49
TRISB	PORTB Da	ta Direction (Control Reg	ister					49

TABLE 17-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PORTA<7:6> and their direction and latch bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

2: The RA5 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RA5 reads as '0'. This bit is read-only.

REGISTER 20-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
—	—	_	—	—	—	CP1	CP0
bit 7							bit 0
Legend:							
R = Readable bit C = Clearable bit			U = Unimplemented bit, read as '0'				

R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is u	nprogrammed	u = Unchanged from programmed state

bit 7-2	Unimplemented: Read as '0'
bit 1	CP1: Code Protection bit (Block 1 Code Memory Area)
	1 = Block 1 is not code-protected
	0 = Block T is code-protected
bit 0	CP0: Code Protection bit (Block 0 Code Memory Area)
	1 = Block 0 is not code-protected
	0 = Block 0 is code-protected

REGISTER 20-8: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	—	—	—	—	—	—
bit 7							bit 0

Legend:				
R = Readable bit C = Clearable bit		C = Clearable bit	U = Unimplemented bit, read as '0'	
-n = Value when device is unprogrammed		unprogrammed	u = Unchanged from programmed state	
bit 7	CPD: Cod 1 = Data E 0 = Data F	e Protection bit (Data EEPF EPROM is not code-protected	ROM) xted	
bit 6	CPB: Cod	e Protection bit (Boot Block	Memory Area)	

DIT 6	CPB: Code Protection bit (Boot Block Memory Are
	1 = Boot Block is not code-protected

0 = Boot Block is code-protected

bit 5-0 Unimplemented: Read as '0'

CPF	CPFSGT Compare f with W, Skip if f > W							
Synta	ax:	CPFSGT	f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	(f) – (W), skip if (f) > (unsigned c	(f) - (W), skip if $(f) > (W)$ (unsigned comparison)					
Statu	is Affected:	None	None					
Enco	oding:	0110	010a ff:	Ef ffff				
Desc	sription:	Compares the contents of data memor location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than th contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select th GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Word	ls:	1						
Cycle	es:	1(2) Note: 3 cy by a	rcles if skip and a 2-word instru	d followed ction.				
QC		02	03	04				
	Decode	Read	Process	No				
	200040	register 'f'	Data	operation				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	No	No	No	No				
lf al	operation	operation	operation	operation				
11 51				04				
	No	No	No	No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
Example:		HERE NGREATER GREATER	HERE CPFSGT REG, 0 NGREATER : CREATER :					
	Before Instruc	tion						
	PC	= Ad	dress (HERE)				
	W	= ?						
	After Instruction	on						
	If REG	> W;						
	PC	= Ad	dress (GREA	TER)				
	lf REG PC	≤ W; = Ad	dress (ngre	ATER)				

CPFSLT Compare f with W, Skip if f <								
Synta	ax:	CPFSLT	f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	(f) – (W), skip if (f) < (unsigned c	(f) – (W), skip if (f) < (W) (unsigned comparison)					
Statu	s Affected:	None						
Enco	ding:	0110	000a ff	ff ffff	-			
Desc	ription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank.						
Word	ls:	1						
Cycle	es:	1(2) Note: 3 c by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read	Process Data	No	1			
lf sk	ip:	i oglotol i	2010	operation	•			
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
lf sk	ip and followe	d by 2-word in	struction:	04				
1	No	No	No	No				
	operation	operation	operation	operation	ı			
	No	No	No	No				
	operation	operation	operation	operation	۱			
<u>Exan</u>	<u>nple:</u>	HERE (NLESS LESS	CPFSLT REG :	, 1				
	Before Instruc	tion						
	PC W/	= Ad	dress (HERE)				
	After Instructio	- <i>?</i>						
	If REG	< W [.]						
	PC	= Ad	dress (LESS)				
	If REG	≥ W;						
	PC	= Ad	dress (NLES	S)				

DEC	FSZ	Decrement f, Skip if 0			DCFSN		
Synta	ax:	DECFSZ f	DECFSZ f {,d {,a}}			Syntax:	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Oper	ation:	(f) – 1 \rightarrow de skip if result	est, t = 0			Operatio	
Statu	s Affected:	None				Status A	
Enco	ding:	0010	11da	ffff	ffff	Encodin	
Desc	ription:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				Descrip	
Word	IS:	1				Mordo	
Cycle	es:	1(2) Note: 3 cy by a	cles if skip 2-word in	and fol	llowed n.	Cycles:	
QC	ycle Activity:						
	Q1	Q2	Q3		Q4	Q Cycl	
	Decode	Read register 'f'	Proces Data	s \ de	Write to		
lf sk	ip:			1			
	Q1	Q2	Q3		Q4	lf skip:	
	No	No	No		No		
ال مار	operation	operation	operatio	n o	peration		
IT SK		a by 2-wora in:			04	lf skip a	
	No	No	No		No		
	operation	operation	operatio	n o	peration		
	No	No	No		No		
	operation	operation	operatio	n o	peration		
Exan	nple:	HERE CONTINUE	DECFSZ GOTO	CN1 LOC	F, 1, 1)P	Example	
	Before Instruc PC	tion = Address	(HERE)			Ве	
	CNT If CNT PC If CNT PC	= CNT – 1 = 0; = Address ≠ 0; = Address	G (CONTI) G (HERE	NUE) + 2)		Aft	

CFSNZ Decrement f, Skip if Not 0							
ntax:	DCFSNZ	f {,d {,a}}					
erands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$						
eration:	(f) – 1 \rightarrow de skip if result	$(f) - 1 \rightarrow dest,$ skip if result $\neq 0$					
itus Affected:	None						
coding:	0100	11da fff	f ffff				
scription:	The content	ts of register 'f	' are				
ords:	laced in W placed in W placed back If the result instruction, discarded a instruction. If 'a' is '0', tf If 'a' is '0', tf If 'a' is '0', tf If 'a' is '0', tf GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when Section 22 Bit-Oriente Literal Offs 1	If d is 0, 1 d. If d is 0, 1, th is not '0', the i which is alread nd a NOP is ey- king it a two-c the Access Bar- the BSR is used and the extended ed, this instruct Literal Offset A ever $f \le 95$ (5F .2.3 "Byte-Ori d Instructions set Mode" for	he result is e result is hext dy fetched, is eccuted ycle k is selected. d to select the ed instruction tion operates addressing Fh). See ented and s in Indexed details.				
	1(2)						
Cuelo Activity	Note: 3 c	cycles if skip a a 2-word instr	nd followed uction.				
	02	03	04				
Decode	Read	Process	Write to				
Dooddo	register 'f'	Data	destination				
skip:	-						
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
skip and followed	by 2-word in	struction:					
Q1	Q2	Q3	Q4				
No	N0 operation	No	No				
No	No	No	No				
operation	operation	operation	operation				
ample:	HERE I ZERO : NZERO :	DCFSNZ TEM : :	P, 1, 0				
Before Instruct TEMP	ion =	?					
TEMP If TEMP PC If TEMP	" = = ≠	TEMP – 1 0; Address (2 0;	ZERO)				
PC	=	Address (1	NZERO)				

GOT	ю	Uncondit	Unconditional Branch					
Synta	ax:	GOTO k	GOTO k					
Oper	ands:	$0 \le k \le 104$	$0 \leq k \leq 1048575$					
Oper	ation:	$k \rightarrow PC<20$	0:1>					
Statu	s Affected:	None						
Enco 1st w 2nd v	ding: ord (k<7:0>) vord(k<19:8>)	1110 1111	1110 1111 k ₇ kkk kkkk ₀ 1111 k ₁₉ kkk kkkk kkkk ₈					
Desc	npuon.	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.						
Word	s:	2						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'<7:0>,	No operat	tion ⁽ I W	ead literal ‹'<19:8>, /rite to PC			
	No operation	No operation	No operat	tion c	No operation			
<u>Exan</u>	<u>nple:</u>	GOTO THE	RE					

After Instruction

PC = Address (THERE)

INCF	Incremen	t f			
Syntax:	INCF f{,d	{,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Operation:	(f) + 1 \rightarrow de	est			
Status Affected:	C, DC, N, 0	OV, Z			
Encoding:	0010	10da	ffff	ffff	
2000, p.101.	incrementer placed in W placed back If 'a' is '0', ti If 'a' is '1', ti GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when Section 22 Bit-Orienter Literal Offs	d. If 'd' is ' I If 'd' is ' I If 'd' is ' I in registed he Access he BSR is nd the ext ed, this in: Literal Offs lever $f \le 9$.2.3 "Byte ed Instructions set Mode"	o', the re c', the re er 'f'. Bank is used to ended ir struction set Addr 5 (5Fh). -Orient tions in for deta	esult is sult is selected select the operates essing See ed and Indexed ails.	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proces Data	s \ de	Write to estination	
Example: Before Instruc CNT	INCF tion = FFh	CNT, 1	, 0		

Belore Instru		
CNT	=	FFh
Z	=	0
С	=	?
DC	=	?
After Instruct	ion	
CNT	=	00h
Z	=	1
С	=	1
DC	=	1

RET	URN	Return from Subroutine						
Synta	ax:	RETURN	{s}					
Oper	ands:	$s \in [0,1]$	s ∈ [0,1]					
Operation:		$(TOS) \rightarrow P$ if s = 1, $(WS) \rightarrow W$, (STATUSS) $(BSRS) \rightarrow$ PCLATU, P	$(TOS) \rightarrow PC;$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged					
Statu	is Affected:	None	None					
Enco	oding:	0000	0000	0001	001s			
Description:		Return from popped and is loaded in 's'= 1, the c registers, V are loaded registers, V 's' = 0, no u occurs.	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers					
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	No operation	Proc Dat	ess ta fi	POP PC rom stack			
	No	No	No)	No			
	operation	operation	opera	tion o	operation			
Exan	nple:	RETURN						

Examp	le:

After Instruction:

PC = TOS

	Rotate Left f through Carry
Syntax:	RLCF f {,d {,a}}
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$
Operation:	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0 >$
Status Affected:	C, N, Z
Encoding:	0011 01da ffff ffff
	flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored bac in register 'f. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used ' select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3
	Instructions in Indexed Literal Offse Mode" for details.
	Instructions in Indexed Literal Offse Mode" for details.
Wordo:	Instructions in Indexed Literal Offse Mode" for details.
Words:	Instructions in Indexed Literal Offse Mode" for details.
Words: Cycles:	Instructions in Indexed Literal Offse Mode" for details.
Words: Cycles: Q Cycle Activity: Q1	Instructions in Indexed Literal Offse Mode" for details.
Words: Cycles: Q Cycle Activity: Q1 Decode	Instructions in Indexed Literal Offse Mode" for details. C register f 1 1 Q2 Q3 Q4 Read Process Write to register 'f' Data destinatio
Words: Cycles: Q Cycle Activity: Q1 Decode Example:	Instructions in Indexed Literal Offse Mode" for details. C register f 1 1 2 Q2 Q3 Q4 Read Process Write to register 'f' Data destinatio RLCF REG. 0.0
Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	Instructions in Indexed Literal Offse Mode" for details. C register f 1 1 Q2 Q3 Q4 Read Process Write to register 'f' Data destinatio RLCF REG, 0, 0 ion
Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruc REG C	Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. C register f 1 1 Q2 Q3 Q4 Read Process Write to register 'f' Data destinatio RLCF REG, 0, 0 ion = 1110 0110 = 0

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16		40	MHz	HS mode only
F12	t _{rc}	PLL Start-up Time (Lock Time)	—		2	ms	
F13	ΔCLK	CLKO Stability (Jitter)	-2	_	+2	%	

TABLE 23-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 23-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY

$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$								
Param No.	Device	Min	Тур	Max	Units	Conditions		
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz, 31 kHz ⁽¹⁾							
	PIC18LF1230/1330	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V	
		-5	_	5	%	-10°C to +85°C	VDD = 2.7-3.3V	
		-10	+/-1	10	%	-40°C to +85°C	VDD = 2.7-3.3V	
	PIC18F1230/1330	-2	+/-1	2	%	+25°C	VDD = 4.5-5.5V	
		-5	_	5	%	-10°C to +85°C	VDD = 4.5-5.5V	
		-10	+/-1	10	%	-40°C to +85°C	VDD = 4.5-5.5V	
	INTRC Accuracy @ Freq = 31 kHz ^(2,3)							
	PIC18LF1230/1330	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V	
	PIC18F1230/1330	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V	

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

3: Change of INTRC frequency as VDD changes.

NOTES:

Postscaler	
Prescaler	125
Single-Shot Mode	125
R	
RAM. See Data Memory.	
RBIF Bit	90
RC Oscillator	23
RCIO Oscillator Mode	
RC IDLE Mode	

RCIO Oscillator Mode	23
RC_IDLE Mode	37
RC_RUN Mode	33
RCALL	.245
RCON Register	
Bit Status During Initialization	46
Reader Response	.315
Register File Summary61	I <i>-</i> 63
Registers	
ADCON0 (A/D Control 0)	. 169
ADCON1 (A/D Control 1)	. 170
ADCON2 (A/D Control 2)	. 171
BAUDCON (Baud Rate Control)	.150
CMCON (Comparator Control)	. 179
CONFIG1H (Configuration 1 High)	. 192
CONFIG2H (Configuration 2 High)	. 194
CONFIG2L (Configuration 2 Low)	. 193
CONFIG3H (Configuration 3 High)	. 196
CONFIG3L (Configuration 3 Low)	. 195
CONFIG4L (Configuration 4 Low)	. 197
CONFIG5H (Configuration 5 High)	. 198
CONFIG5L (Configuration 5 Low)	. 198
CONFIG6H (Configuration 6 High)	. 199
CONFIG6L (Configuration 6 Low)	. 199
CONFIG7H (Configuration 7 High)	.200
CONFIG7L (Configuration 7 Low)	.200
CVRCON (Comparator Voltage Reference Control)	184
DEVID1 (Device ID 1)	201
DEVID2 (Device ID 2)	201
DTCON (Dead-Time Control)	. 136
EECON1 (EEPROM Control 1)73	3, 82
FLTCONFIG (Fault Configuration)	. 143
INTCON (Interrupt Control)	95
INTCON2 (Interrupt Control 2)	96
INTCON3 (Interrupt Control 3)	97
IPR1 (Peripheral Interrupt Priority 1)	. 102
IPR2 (Peripheral Interrupt Priority 2)	. 103
IPR3 (Peripheral Interrupt Priority 3)	. 103
LVDCON (Low-Voltage Detect Control)	. 187
OSCCON (Oscillator Control)	28
OSCTUNE (Oscillator Tuning)	25
OVDCOND (Output Override Control)	.140
OVDCONS (Output State)	. 140
PIE1 (Peripheral Interrupt Enable 1)	.100
PIE2 (Peripheral Interrupt Enable 2)	.101
PIE3 (Peripheral Interrupt Enable 3)	.101
PIR1 (Peripheral Interrupt Request (Flag) 1)	98
PIR2 (Peripheral Interrupt Request (Flag) 2)	99
PIR3 (Peripheral Interrupt Request (Flag) 3)	
PICONU (PWM Timer Control U)	.122
PICON1 (PWM Timer Control 1)	.122
	.123
PVVMCUN1 (PVVM Control 1)	124
KUUN (Reset Control)	104
KUSIA (Receive Status and Control)	149
SINPIR (STACK POINTER)	
	107

T1CON (Timer1 Control)	111
TXSTA (Transmit Status and Control)	148
WDTCON (Watchdog Timer Control)	203
RESET	245
Reset State of Registers	46
Resets	. 39, 191
Brown-out Reset (BOR)	191
Oscillator Start-up Timer (OST)	191
Power-on Reset (POR)	191
Power-up Timer (PWRT)	191
RETFIE	246
RETLW	246
RETURN	247
Return Address Stack	52
Associated Registers	52
Return Stack Pointer (STKPTR)	53
Revision History	303
RLCF	247
RLNCF	248
RRCF	248
RRNCF	249

S

SEC_IDLE Mode	36
SEC_RUN Mode	32
SETF	249
Single-Supply ICSP Programming	210
Single-Supply ICSP Programming.	
SLEEP	250
Sleep	
OSC1 and OSC2 Pin States	
Software Simulator (MPLAB SIM)	212
Special Features of the CPU	191
Special Function Registers	
Мар	60
Stack Full/Underflow Resets	54
SUBFSR	261
SUBFWB	250
SUBLW	251
SUBULNK	261
SUBWF	251
SUBWFB	252
SWAPF	252

Т

Table Reads/Table Writes 9 TBLRD 29 TBLWT 29	54 53 54
Time-out in Various Situations (table)	43
Timer0 10	07
16-Bit Mode Timer Reads and Writes 10	09
Associated Registers 10	09
Clock Source Edge Select (T0SE Bit) 10	09
Clock Source Select (T0CS Bit) 10	09
Interrupt10	09
Operation10	09
Prescaler10	09
Switching the Assignment10	09
Prescaler Assignment (PSA Bit)10	09
Prescaler Select (T0PS2:T0PS0 Bits)	09
Prescaler. See Prescaler, Timer0.	