



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f1330-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.




QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Features	PIC18F1230	PIC18F1330
Operating Frequency	DC – 40 MHz	DC – 40 MHz
Program Memory (Bytes)	4096	8192
Program Memory (Instructions)	2048	4096
Data Memory (Bytes)	256	256
Data EEPROM Memory (Bytes)	128	128
Interrupt Sources	17	17
I/O Ports	Ports A, B	Ports A, B
Timers	2	2
Power Control PWM Module	6 Channels	6 Channels
Serial Communications	Enhanced USART	Enhanced USART
10-Bit Analog-to-Digital Module	4 Input Channels	4 Input Channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT
Programmable Low-Voltage Detect	Yes	Yes
Programmable Brown-out Reset	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled	75 Instructions; 83 with Extended Instruction Set enabled
Packages	18-Pin PDIP 18-Pin SOIC 20-Pin SSOP 28-Pin QFN	18-Pin PDIP 18-Pin SOIC 20-Pin SSOP 28-Pin QFN

TABLE 1-1: DEVICE FEATURES



- 2: OSC1, OSC2, CLKI and CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 3.0 "Oscillator Configurations" for additional information.
- 3: Placement of T1OSI and T1OSO/T1CKI depends on the value of the Configuration bit, T1OSCMX, of CONFIG3H.
- 4: Placement of FLTA depends on the value of the Configuration bit, FLTAMX, of CONFIG3H.

6.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 6.1.1 "Program Counter").

Figure 6-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 6-4 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 22.0 "Instruction Set Summary" provides further details of the instruction set.

				LSB = 1	LSB = 0	Word Address \downarrow
	Program M	lemory				000000h
	Byte Locat	ions \rightarrow				000002h
						000004h
						000006h
Instruction 1:	MOVLW	055h		0Fh	55h	000008h
Instruction 2:	GOTO	0006h		EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 45	бh	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

FIGURE 6-4: INSTRUCTIONS IN PROGRAM MEMORY

6.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

Note:	See Section 6.6 "PIC18 Instruction
	Execution and the Extended Instruc-
	tion Set" for information on two-word
	instructions in the extended instruction set.

EXAMPLE 6-4:	TWO-WORD INSTRUCTIONS

CASE 1:							
Object Code	Source Code						
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?					
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word					
1111 0100 0101 0110		; Execute this word as a NOP					
0010 0100 0000 0000	ADDWF REG3	; continue code					
CASE 2:							
Object Code	Source Code						
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?					
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word					
1111 0100 0101 0110		; 2nd word of instruction					
0010 0100 0000 0000	ADDWF REG3	; continue code					

11.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2 and IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 11-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	ADIP	RCIP	TXIP	CMP2IP	CMP1IP	CMP0IP	TMR1IP
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit		mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
=							
bit 7	•	ted: Read as '					
bit 6		onverter Interru	pt Priority bit				
	1 = High prio 0 = Low prior	•					
bit 5	•	RT Receive Inte	errupt Priority	bit			
	1 = High prio						
	0 = Low prior	•					
bit 4	TXIP: EUSAF	RT Transmit Inte	errupt Priority	bit			
	1 = High prio	,					
	0 = Low prior	•					
bit 3		log Comparato	r 2 Interrupt F	Priority bit			
	1 = CMP2 is 0 = CMP2 is						
bit 2		log Comparato	r 1 Interrupt F	Priority bit			
	1 = CMP1 is	•					
	0 = CMP1 is						
bit 1	CMP0IP: Ana	log Comparato	r 0 Interrupt F	Priority bit			
	1 = CMP0 is	• • •					
1.1.0	0 = CMP0 is	, ,		1.11			
bit 0		R1 Overflow Int	errupt Priority	/ bit			
	1 = High prio 0 = Low prior						
		,					

14.3.1 FREE-RUNNING MODE

In the Free-Running mode, the PWM time base (PTMRL and PTMRH) will begin counting upwards until the value in the PWM Time Base Period register, PTPER (PTPERL and PTPERH), is matched. The PTMR registers will be reset on the following input clock edge and the time base will continue counting upwards as long as the PTEN bit remains set.

14.3.2 SINGLE-SHOT MODE

In the Single-Shot mode, the PWM time base will begin counting upwards when the PTEN bit is set. When the value in the PTMR register matches the PTPER register, the PTMR register will be reset on the following input clock edge and the PTEN bit will be cleared by the hardware to halt the time base.

14.3.3 CONTINUOUS UP/DOWN COUNT MODES

In Continuous Up/Down Count modes, the PWM time base counts upwards until the value in the PTPER register matches the PTMR register. On the following input clock edge, the timer counts downwards. The PTDIR bit in the PTCON1 register is read-only and indicates the counting direction. The PTDIR bit is set when the timer counts downwards.

Note: Since the PWM compare outputs are driven to the active state when the PWM time-base is counting downwards and matches the duty cycle value, the PWM outputs are held inactive during the first half of the first period of the Continuous Up/Down Count mode until the PTMR begins to count down from the PTPER value.

14.3.4 PWM TIME BASE PRESCALER

The input clock to PTMR (Fosc/4) has prescaler options of 1:1, 1:4, 1:16 or 1:64. These are selected by control bits, PTCKPS<1:0>, in the PTCON0 register. The prescaler counter is cleared when any of the following occurs:

- Write to the PTMR register
- Write to the PTCON (PTCON0 or PTCON1) register
- Any device Reset

Note: The PTMR register is not cleared when PTCONx is written.

Table 14-1 shows the minimum PWM frequencies that can be generated with the PWM time base and the prescaler. An operating frequency of 40 MHz (FCYC = 10 MHz) and PTPER = 0xFFF are assumed in the table. The PWM module must be capable of generating PWM signals at the line frequency (50 Hz or 60 Hz) for certain power control applications.

TABLE 14-1:	MINIMUM	PWM	FREQUENCY
IADLL 14-1.			INLQULNUT

Minimum PWM Frequencies vs. Prescaler Value for Fcyc = 10 MIPS (PTPER = 0FFFh)								
Prescale Frequency Frequency Edge-Aligned Center-Aligned								
1:1	2441 Hz	1221 Hz						
1:4	610 Hz	305 Hz						
1:16	153 Hz	76 Hz						
1:64	38 Hz	19 Hz						

14.3.5 PWM TIME BASE POSTSCALER

The match output of PTMR can optionally be postscaled through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate an interrupt. The postscaler counter is cleared when any of the following occurs:

- Write to the PTMR register
- · Write to the PTCONx register
- Any device Reset

The PTMR register is not cleared when PTCONx is written.

14.4 PWM Time Base Interrupts

The PWM timer can generate interrupts based on the modes of operation selected by the PTMOD<1:0> bits and the postscaler bits (PTOPS<3:0>).

14.4.1 INTERRUPTS IN FREE-RUNNING MODE

When the PWM time base is in the Free-Running mode (PTMOD < 1:0 > = 00), an interrupt event is generated each time a match with the PTPER register occurs. The PTMR register is reset to zero in the following clock edge.

Using a postscaler selection other than 1:1 will reduce the frequency of interrupt events.

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD RATE	Fosc	= 40.000) MHz	Fosc	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665	
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415	
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207	
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	—	—	

TABLE 15-3:	BAUD RATES FOR	ASYNCHRONOUS MODES	(CONTINUED)
-------------	-----------------------	--------------------	-------------

	SYNC = 0, BRGH = 0, BRG16 = 1								
BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25
9.6	9.615	0.16	25	9.615	-0.16	12	—	_	_
19.2	19.231	0.16	12	—	_	_	—	_	_
57.6	62.500	8.51	3	—	_	_	—	_	_
115.2	125.000	8.51	1	—	_		_	—	_

				SYNC = 0,	, BRGH =	= 1, BRG16	= 1 or SY	NC = 1,	BRG16 = 1			
BAUD	Fosc	= 40.000) MHz	Fosc = 20.000 MHz		Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)									
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16

		SYN	IC = 0, BR(GH = 1, BF	GH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1							
BAUD RATE	Fost	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832			
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207			
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103			
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25			
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12			
57.6	58.824	2.12	16	55.555	3.55	8	—	_	—			
115.2	111.111	-3.55	8	—	_	_	—	_	—			






TABLE 15-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
PIR1	—	ADIF	RCIF	TXIF	CMP2IF	CMP1IF	CMP0IF	TMR1IF	49
PIE1		ADIE	RCIE	TXIE	CMP2IE	CMP1IE	CMP0IE	TMR1IE	49
IPR1		ADIP	RCIP	TXIP	CMP2IP	CMP1IP	CMP0IP	TMR1IP	49
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	48
RCREG	EUSART F	Receive Regis	ster						48
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	48
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	48
SPBRGH	EUSART E	aud Rate Ge	enerator Reg	gister High	Byte				48
SPBRG	EUSART E	aud Rate Ge	enerator Reg	gister Low E	Byte				48

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

15.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 15-8) and asynchronously if the device is in Sleep mode (Figure 15-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

15.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

15.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If the signal from the CK pin is to be inverted, set the TXCKP bit.
- 5. If 9-bit transmission is desired, set bit, TX9.
- 6. Enable the transmission by setting enable bit, TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 8. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
—	ADIF	RCIF	TXIF	CMP2IF	CMP1IF	CMP0IF	TMR1IF	49
_	ADIE	RCIE	TXIE	CMP2IE	CMP1IE	CMP0IE	TMR1IE	49
—	ADIP	RCIP	TXIP	CMP2IP	CMP1IP	CMP0IP	TMR1IP	49
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	48
EUSART T	ransmit Regi	ster						48
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	48
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	48
EUSART B	aud Rate Ge	enerator Re	gister High	Byte				48
EUSART B	aud Rate Ge	enerator Re	gister Low I	Byte				48
	GIE/GIEH — SPEN EUSART T CSRC ABDOVF EUSART B	GIE/GIEH PEIE/GIEL — ADIF — ADIE — ADIP SPEN RX9 EUSART Transmit Regi CSRC TX9 ABDOVF RCIDL EUSART Baud Rate Ge	GIE/GIEHPEIE/GIELTMR0IE—ADIFRCIF—ADIERCIE—ADIPRCIPSPENRX9SRENEUSART Transmit RegisterSRENCSRCTX9TXENABDOVFRCIDLRXDTPEUSART Baud Rate Generator RegisterR	GIE/GIEHPEIE/GIELTMROIEINTOIE—ADIFRCIFTXIF—ADIERCIETXIE—ADIPRCIPTXIPSPENRX9SRENCRENEUSART Transmit RegisterCSRCTX9TXENABDOVFRCIDLRXDTPTXCKPEUSART Baud Rate Generator Register High	GIE/GIEHPEIE/GIELTMROIEINTOIERBIEADIFRCIFTXIFCMP2IFADIERCIETXIECMP2IEADIPRCIPTXIPCMP2IPSPENRX9SRENCRENADDENEUSART Transmit RegisterSYNCSENDB	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIF—ADIFRCIFTXIFCMP2IFCMP1IF—ADIERCIETXIECMP2IECMP1IE—ADIPRCIPTXIPCMP2IPCMP1IPSPENRX9SRENCRENADDENFERREUSART Transmit RegisterSYNCSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16—EUSART Baud Rate Generator Register High ByteState State S	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFADIFRCIFTXIFCMP2IFCMP1IFCMP0IFADIERCIETXIECMP2IECMP1IECMP0IEADIPRCIPTXIPCMP2IPCMP1IPCMP0IPADIPRCIPTXIPCMP2IPCMP1IPCMP0IPSPENRX9SRENCRENADDENFERROERREUSART Tarismit RegisterSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART Bud Rate Generator Register High ByteByteState State Stat	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIFADIFRCIFTXIFCMP2IFCMP1IFCMP0IFTMR1IFADIERCIETXIECMP2IECMP1IECMP0IETMR1IFADIPRCIPTXIPCMP2IPCMP1IPCMP0IPTMR1IPSPENRX9SRENCRENADDENFERROERRRX9DEUSART Transmit RegisterSYNCSENDBBRGHTRMTTX9DABDOVFRCIDLRXDTPTXCKPBRG16WUEABDENEUSART Bud Rate Generator Register High ByteSyncSendeSyncSende

TABLE 15-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

16.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has 4 inputs for the 18/20/28-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number in PIC18F1230/ 1330 devices.

The module has five registers:

- A/D Result Register High Byte (ADRESH)
- A/D Result Register Low Byte (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins. The ADCON2 register, shown in Register 16-3, configures the A/D clock source, programmed acquisition time and justification.

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
SEVTEN	_	_	_	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

h:+ 7	SEVITEN: Openial Event Trianer Enable bit
bit 7	SEVTEN: Special Event Trigger Enable bit
	1 = Special Event Trigger from Power Control PWM module is enabled
	0 = Special Event Trigger from Power Control PWM module is disabled (default)
bit 6-4	Unimplemented: Read as '0'
bit 3-2	CHS1:CHS0: Analog Channel Select bits
	00 = Channel 0 (AN0)
	01 = Channel 1 (AN1)
	10 = Channel 2 (AN2)
	11 = Channel 3 (AN3)
bit 1	GO/DONE: A/D Conversion Status bit
	When ADON = 1:
	1 = A/D conversion in progress
	0 = A/D Idle
bit 0	ADON: A/D On bit
	1 = A/D Converter module is enabled
	0 = A/D Converter module is disabled

REGISTER 16-1: ADCON0: A/D CONTROL REGISTER 0

16.7 A/D Conversions

Figure 16-4 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 16-5 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT2:ACQT0 bits are set to '010' and a 4 TAD acquisition time is selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means that the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.

16.8 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

FIGURE 16-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 16-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



20.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

20.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is read-only. WRTC can only be written via ICSP operation or an external programmer.

20.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

20.7 In-Circuit Serial Programming

PIC18F1230/1330 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

20.8 In-Circuit Debugger

When the BKBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 20-4 shows which resources are required by the background debugger.

TABLE 20-4: D	EBUGGER RESOURCES
---------------	-------------------

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP/RA5/FLTA, VDD, VSS, RB7/PWM5/PGD and RB6/PWM4/PGC. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

20.9 Single-Supply ICSP Programming

The PIC18F1230/1330 device family does not support Low-Voltage ICSP Programming or LVP. This device family can only be programmed using high-voltage ICSP programming. For more details, refer to the *"PIC18F1230/1330 Flash Microcontroller Programming Specification"* (DS39752).

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required.

COMF	Complem	ent f		CPFSEC	2	Compare	f with W, Sk	tip if f = W
Syntax:	COMF f	{,d {,a}}		Syntax:		CPFSEQ	f {,a}	
Operands:	$0 \le f \le 255$			Operands	:	$0 \leq f \leq 255$		
	$d \in \llbracket 0,1 \rrbracket$					a ∈ [0,1]		
	a ∈ [0,1]			Operation	:	(f) - (W),		
Operation:	$(f) \rightarrow dest$					skip if (f) = (unsigned c	· ·	
Status Affected:	N, Z			Status Aff	ected.	None	ompanoony	
Encoding:	0001	11da ff:	ff ffff	Encoding		0110	001a fff	f ffff
Description: Words: Cycles:	complemen stored in W stored back If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode when Section 22 Bit-Oriente	ts of register 'f tts of register 'f ted. If 'd' is '1', th c in register 'f'. he Access Bai he BSR is use nd the extended led, this instruct Literal Offset A never $f \le 95$ (51 2.3 "Byte-Or ed Instruction set Mode" for	, the result is e result is hk is selected. d to select the ed instruction ction operates addressing Fh). See iented and s in Indexed	Descriptio		Compares t location if t performing If if = W, th discarded a instruction. If 'a' is '0', t If 'a' is '0', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode wher Section 22 Bit-Oriente	the contents of o the contents of o the contents an unsigned s en the fetched and a NOP is ex- king this a two he Access Bar he BSR is used and the extended ed, this instruc- Literal Offset A ever $f \le 95$ (5F .2.3 "Byte-Ori d Instructions set Mode" for	i data memory of W by ubtraction. i instruction is kecuted b-cycle ak is selected. d to select the ed instruction addressing Fh). See inted and s in Indexed
Q Cycle Activity:				Words:		1		
Q1	Q2	Q3	Q4	Cycles:		1(2)		
Decode	Read register 'f'	Process Data	Write to destination				cles if skip an	
	regioter r	Dulu	destination	O Ovela	A	Dy a	a 2-word instru	iction.
Example:	COMF	REG, 0, 0		Q Cycle	Q1	Q2	Q3	Q4
Before Instruc		1120, 0, 0			ecode	Read	Process	No
REG	= 13h				ecoue	register 'f'	Data	operation
After Instruction	on			lf skip:				
REG	= 13h				Q1	Q2	Q3	Q4
W	= ECh				No	No	No	No
					eration	operation d by 2-word in	operation	operation
				li skip ali	Q1	Q2	Q3	Q4
					No	No	No	No
				ор	eration	operation	operation	operation
					No	No	No	No
				ор	eration	operation	operation	operation
				Example:		HERE	CPFSEQ REG	, 0
						NEQUAL EQUAL	:	
				Befo	re Instruc	tion		
					PC Addre		RE	
					W REG	= ? = ?		
					Instructio			
					If REG	= W;		
					PC		dress (EQUA	L)

RCA	RCALL Relative Call							
Synta	ax:	RCALL n						
Oper	ands:	-1024 ≤ n ≤	1023					
Oper	ation:	()	$(PC) + 2 \rightarrow TOS,$ (PC) + 2 + 2n \rightarrow PC					
Statu	s Affected:	None						
Enco	ding:	1101	1nnn	nnn	n	nnnn		
Desc	ription: Is:	from the cu address (PC stack. Then number '2n have incren instruction, PC + 2 + 2r	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.					
Cycle		2						
	vcle Activity:	_						
	Q1	Q2	Q3	5		Q4		
	Decode	Read literal 'n' PUSH PC to stack	'n' Data PC PUSH PC					
	No operation	No operation	No opera		op	No peration		

Example: HERE RCALL Jump

Before Instruction PC = Address (HERE) After Instruction PC = Address (Jump)

PC = Address (Jump) TOS = Address (HERE + 2)

RESET		Reset					
Syntax:		RESET	RESET				
Operands:		None					
Operation:			Reset all registers and flags that are affected by a MCLR Reset.				
Statu	s Affected:	All					
Encoding:		0000	0000	1111	1111		
Description:		This instrue					
Word	ls:	1	1				
Cycles:		1					
Q Cycle Activity:							
	Q1	Q2	Q3	3	Q4		
	Decode	Start	No)	No		
		Reset	opera	tion o	peration		

Example:

After	Inst	trι	uction	
	-			_

manuction	
Registers =	Reset Value
Flags* =	Reset Value

RESET


TBL	RD	Table Read				
Synta	ax:	TBLRD (*; *+; *-; +*)				
Oper	ands:	None				
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR, (Prog Mem (TBLPTR)) \rightarrow TABLAT				
Statu	s Affected:	None				
Enco	oding:	0000	000	00	0000	10nn nn=0 * =1 *+ =2 *- =3 +*
Description:		of Program program me Pointer (TBI The TBLPTI each byte in has a 2-Mby TBLPTR[0 TBLPTR[0 TBLPTR[0 The TBLRD of TBLPTR • no chang • post-incre • post-decr	Memory, PTR) R (a 2 the p /te add)] = 0: instruction as foll e ement ement	ry (F a po is u 1-bit rogra dres Pro Pro Ction ows	P.M.). To binter ca sed. pointer am mem s range. st Signifi gram Me st Signifi gram Me can mo	
Word	ls:	1				
Cycle	es:	2				
Q Cycle Activity:						
	Q1	Q2			Q3	Q4
	Decode	No operatio	on	ор	No eration	No operation
	No operation	No opera (Read Prog Memor	tion gram		No eration	No operation (Write TABLAT)

TBLRD Table Read (Continued)

Example 1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT			=	55h
TBLPTR	(00 A 050)	、	=	00A356h
MEMORY	•)	=	34h
After Instruction				o. ()
TABLAT TBI PTR			=	34h 00A357h
IDLFIK			-	00A35711
Example 2:	TBLRD	+*	;	
Example 2: Before Instruction		+*	;	
Before Instructio		+*	; =	AAh
Before Instruction TABLAT TBLPTR	on		=	01A357h
Before Instruction TABLAT TBLPTR MEMORY	on (01A357h	1)	= = =	01A357h 12h
Before Instruction TABLAT TBLPTR MEMORY MEMORY	on (01A357h (01A358h	1)	=	01A357h
Before Instruction TABLAT TBLPTR MEMORY MEMORY After Instruction	on (01A357h (01A358h	1)	= = =	01A357h 12h 34h
Before Instruction TABLAT TBLPTR MEMORY MEMORY	on (01A357h (01A358h	1)	= = =	01A357h 12h

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Features	PIC18F1230	PIC18F1330	
Program Memory (Bytes)	4096	8192	
Program Memory (Instructions)	2048	4096	
Packages	18-Pin PDIP 18-Pin SOIC 20-Pin SSOP 28-Pin QFN	18-Pin PDIP 18-Pin SOIC 20-Pin SSOP 28-Pin QFN	

Time	r1111	
	16-Bit Read/Write Mode114	ŀ
	Associated Registers 115	
	Interrupt 114	ŀ
	Operation	
	Oscillator 111, 113	
	Oscillator Layout Considerations 113	
	Overflow Interrupt	
	TMR1H Register	
	TMR1L Register	
	Use as a Clock Source	
T :	Use as a Real-Time Clock	ŀ
IIIIII	ng Diagrams	
	A/D Conversion	
	Asynchronous Reception161 Asynchronous Transmission	
	Asynchronous Transmission (Back-to-Back)	
	Automatic Baud Rate Calculation	
	Auto-Wake-up Bit (WUE) During Normal Operation 162	
	Auto-Wake-up Bit (WUE) During Sleep	
	BRG Overflow Sequence	
	Brown-out Reset (BOR)	
	CLKO and I/O	
	Clock/Instruction Cycle	
	Dead-Time Insertion for Complementary PWM 135	
	Duty Cycle Update Times in Continuous Up/Down Count	
	Mode	
	Duty Cycle Update Times in Continuous Up/Down Count	
	Mode with Double Updates	
	Edge-Aligned PWM 132	
	EUSART Synchronous Receive (Master/Slave) 291	
	EUSART Synchronous Transmission (Master/Slave)	
	•	
	291	
	291 External Clock (All Modes Except PLL)	5
	External Clock (All Modes Except PLL)	6
	External Clock (All Modes Except PLL)	5
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139	; ; ;
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141))
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141))
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down 141	5 5 9 1
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down 130	5 3) 1
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down 130 PWM Period Buffer Updates in Free-Running Mode 130	
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126	
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127	
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count 127	5 5 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128	5 5 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 127 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count 128 PWM Time Base Interrupts (Continuous Up/Down Count 128	s s s s s s s s s s s t s t s t s t s t
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127	s s s s s s s s s s s s s s s s s s s
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 127 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer 127	
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289	SSOOL NOOS tStrig
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163	5 5 5 7 7 7 8
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)	5 5 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 450	5 5 5 7 7 5 5 7 7 7 5 5
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133	5 5 7 5 5 5 5 5 5 5 5 5 5 5 5 5
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133 Synchronous Reception (Master Mode, SREN) 166	
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133 Synchronous Reception (Master Mode, SREN) 166 Synchronous Transmission 164	
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133 Synchronous Reception (Master Mode, SREN) 166 Synchronous Transmission 164 Synchronous Transmission (Through TXEN) 165	\$
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133 Synchronous Reception (Master Mode, SREN) 166 Synchronous Transmission 164 Synchronous Transmission (Through TXEN) 165	55)))) 57 t 5 t 7) 5 5 5 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133 Synchronous Reception (Master Mode, SREN) 166 Synchronous Transmission 164 Synchronous Transmission (Through TXEN) 165 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 45 <td>53)) 1))) 5, t3, t7, 7, 9, 5, 1, 5,</td>	53)) 1))) 5, t3, t7, 7, 9, 5, 1, 5,
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133 Synchronous Reception (Master Mode, SREN) 166 Synchronous Transmission 164 Synchronous Transmission 164 Synchronous Transmission (Through TXEN) 45 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 45 <td>53)) 1)); t3t77); 5); 5); 5); 5); 5); 5); 5); 5); 5); 5</td>	53)) 1)); t3t77); 5); 5); 5); 5); 5); 5); 5); 5); 5); 5
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Send Break Character Sequence 163 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133 Synchronous Transmission 166 Synchronous Transmission (Through TXEN) 165 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 45 Time-out Sequence on POwer-up (MCLR Not Tied to VDD, Case 1) 44	53)))) 5, t 3, t 7, 1 5, 5, 1 5, 1 5, 1 5, 1 5, 1 5, 1 5
	External Clock (All Modes Except PLL) 286 Fail-Safe Clock Monitor 206 Low-Voltage Detect Characteristics 283 Low-Voltage Detect Operation 189 Override Bits in Complementary Mode 139 PWM Output Override Example #1 141 PWM Output Override Example #2 141 PWM Period Buffer Updates in Continuous Up/Down Count Modes 130 PWM Period Buffer Updates in Free-Running Mode 130 130 PWM Time Base Interrupt (Free-Running Mode) 126 PWM Time Base Interrupt (Single-Shot Mode) 127 PWM Time Base Interrupts (Continuous Up/Down Count Mode with Double Updates) 128 PWM Time Base Interrupts (Continuous Up/Down Count Mode) 127 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 289 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 45 Start of Center-Aligned PWM 133 Synchronous Reception (Master Mode, SREN) 166 Synchronous Transmission 164 Synchronous Transmission 164 Synchronous Transmission (Through TXEN) 45 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 45 <td>53)) 1)); t; t; t; t; t; t; t; t; t; t; t; t; t;</td>	53)) 1)); t; t; t; t; t; t; t; t; t; t; t; t; t;

VDD Rise < TPWRT)
Timer0 and Timer1 External Clock
Transition for Entry to Idle Mode
Transition for Entry to SEC_RUN Mode
Transition for Entry to Sleep Mode
Transition for Two-Speed Start-up (INTOSC to HSPLL)
204
Transition for Wake From Idle to Run Mode
Transition for Wake From Sleep (HSPLL)
Transition from RC_RUN Mode to PRI_RUN Mode 34
Transition from SEC_RUN Mode to PRI_RUN Mode
(HSPLL)
Transition to RC_RUN Mode
Timing Diagrams and Specifications
CLKO and I/O Requirements
EUSART Synchronous Receive Requirements 291
EUSART Synchronous Transmission Requirements
291
External Clock Requirements
PLL Clock
Reset, Watchdog Timer, Oscillator Start-up Timer, Pow-
er-up Timer and Brown-out Reset Requirements
289
Timer0 and Timer1 External Clock Requirements 290
Top-of-Stack Access
TSTFSZ
Two-Speed Start-up
Two-Word Instructions
Example Cases
TXSTA Register
BRGH Bit
V
Voltage Reference Specifications
W
Watchdog Timer (WDT) 191, 202
Associated Registers 203
Control Register
During Oscillator Failure
Programming Considerations
WWW Address

WWW, On-Line Support7

Х

NOTES:

PIC18F1230/1330 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X /XX XXX T Temperature Package Pattern Range	Examples: a) PIC18LF1330-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301. b) PIC18LF1230-I/SO = Industrial temp., SOIC
Device	PIC18F1230/1330 ⁽¹⁾ PIC18F1230/1330T ⁽²⁾ VDD range 4.2V to 5.5V PIC18LF1230/1330 ⁽¹⁾ PIC18LF1230/1330T ⁽²⁾ VDD range 2.0V to 5.5V	package, Extended VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	SO=Plastic Small Outline (SOIC)SS=Plastic Shrink Small Outline (SSOP)P=Plastic Dual In-line (PDIP)ML=Plastic Quad Flat No Lead (QFN)	Note 1:F=Standard Voltage RangeLF=Wide Voltage Range2:T=in tape and reel
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	