



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (4K × 16)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf1330-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

# Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

R/W-0	R/W-0 <sup>(1)</sup>	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN <sup>(1)</sup>		TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	INTSRC: Inte	rnal Oscillator	Low-Frequen	cy Source Sele	ect bit		
	1 = 31.25 kH	z device clock	derived from	8 MHz INTOS	C source (divide	e-by-256 enable	ed)
	0 = 31  kHz  d	evice clock der	ived directly	from INTRC int	ernal oscillator		
bit 6	PLLEN: Freq	uency Multiplie	r PLL for INT	OSC Enable bi	it(1)		
	1 = PLL enab	oled for INTOS	C (4 MHz and	d 8 MHz only)			
		bied					
bit 5	Unimplemen	ted: Read as '	0'				
bit 4-0	TUN4:TUN0:	Frequency Tu	ning bits				
	01111 <b>= Max</b>	imum frequenc	cy .				
	•	•					
	•	•					
	00001						
	00000 <b>= Cen</b>	ter frequency.	Oscillator mo	dule is running	at the calibrate	d frequency.	
	11111						
	•	•					
	• 10000 - Mini	• mum froquese	.,				
		mum requenc	у				

### REGISTER 3-1: OSCTUNE: OSCILLATOR TUNING REGISTER

Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as '0'. See Section 3.6.4 "PLL in INTOSC Modes" for details.

### 3.6.5.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, increment OSCTUNE to increase the clock frequency.

### 3.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

# 5.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F1230/1330 devices, the  $\overline{\text{MCLR}}$  input can be disabled with the MCLRE Configuration bit. When  $\overline{\text{MCLR}}$  is disabled, the pin becomes a digital input. See **Section 10.1 "PORTA, TRISA and LATA Registers"** for more information.

# 5.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the  $\overline{\text{MCLR}}$  pin through a resistor (1 k $\Omega$  to 10 k $\Omega$ ) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 5-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

Power-on Reset events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a Power-on Reset occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any Power-on Reset.

### FIGURE 5-2:

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - **2:**  $R < 40 \text{ k}\Omega$  is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.





# FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



# FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



# 6.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes to the PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads the PCL. This is useful for computed offsets to the PC (see **Section 6.1.4.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

### 6.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

### 6.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 6-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.





File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:
PTMRL F	PWM Time Ba	ase Register (	lower 8 bits)						0000 0000	49, 125
PTMRH	_	_	—	_	PWM Time B	ase Register (	upper 4 bits)		0000	49, 125
PTPERL F	PWM Time Base Period Register (lower 8 bits)									49, 125
PTPERH	_	_	_	_	PWM Time B	ase Period Re	gister (upper 4	bits)	1111	49, 125
TRISB F	PORTB Data	Direction Con	trol Register						1111 1111	49, 90
TRISA	TRISA7 <sup>(4)</sup>	TRISA6 <sup>(4)</sup>	PORTA Data	Direction Con	trol Register				1111 1111	49, 87
PDC0L F	PWM Duty Cy	ycle #0L Regis	ster (lower 8 bi	its)					0000 0000	49, 131
PDC0H	_	_	PWM Duty C	ycle #0H Regi	ster (upper 6 b	oits)			00 0000	49, 131
PDC1L F	PWM Duty Cy	ycle #1L Regis	ster (lower 8 bi	its)					0000 0000	49, 131
PDC1H	_	_	PWM Duty C	ycle #1H Regi	ster (upper 6 b	oits)			00 0000	49, 131
PDC2L F	PWM Duty Cy	ycle #2L Regis	ster (lower 8 bi	its)					0000 0000	49, 131
PDC2H	_	_	PWM Duty C	ycle #2H Regi	ster (upper 6 b	oits)			00 0000	49, 131
FLTCONFIG	BRFEN	_	_	_	_	FLTAS	FLTAMOD	FLTAEN	0000	49, 143
LATB F	PORTB Outpu	ut Latch Regis	ster (Read and	Write to Data	Latch)				xxxx xxxx	49, 90
LATA	LATA7 <sup>(4)</sup>	LATA6 <sup>(4)</sup>	PORTA Outp	ut Latch Regis	ster (Read and	Write to Data	Latch)		xxxx xxxx	49, 87
SEVTCMPL F	PWM Special	Event Compa	are Register (lo	ower 8 bits)					0000 0000	49, 144
SEVTCMPH	_	_	_	_	PWM Special	Event Compa	are Register (up	per 4 bits)	0000	50, 144
PWMCON0	_	PWMEN2 <sup>(6)</sup>	PWMEN1(6)	PWMEN0 <sup>(6)</sup>	_	PMOD2	PMOD1	PMOD0	-100 -000	50, 123
									-000 -000	
PWMCON1	SEVOPS3	SEVOPS2	SEVOPS1	SEVOPS0	SEVTDIR	_	UDIS	OSYNC	0000 0-00	50, 124
DTCON	DTPS1	DTPS0	DT5	DT4	DT3	DT2	DT1	DT0	0000 0000	50, 136
OVDCOND	_	_	POVD5	POVD4	POVD3	POVD2	POVD1	POVD0	11 1111	50, 140
OVDCONS	_		POUT5	POUT4	POUT3	POUT2	POUT1	POUT0	00 0000	50, 140
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	50, 90
PORTA	RA7 <sup>(4)</sup>	RA6 <sup>(4)</sup>	RA5 <sup>(3)</sup>	RA4	RA3	RA2	RA1	RA0	xx0x xxxx	50, 87

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)".

2: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 3.6.4 "PLL in INTOSC Modes".

**3:** The RA5 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RA5 reads as '0'. This bit is read-only.

4: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

5: Bit 7 and bit 6 are cleared by user software or by a POR.

6: Reset condition of PWMEN bits depends on the PWMPIN Configuration bit of CONFIG3L.

7: This bit has no effect if the Configuration bit, WDTEN, is enabled.

## 11.1 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

### REGISTER 11-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high-priority interrupts 0 = Disables all interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts <u>When IPEN = 1:</u> 1 = Enables all low-priority peripheral interrupts 0 = Disables all low-priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt 0 = Disables the INTO external interrupt
bit 3	<b>RBIE:</b> RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2	<b>TMR0IF:</b> TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared in software) 0 = The INTO external interrupt did not occur
bit 0	<b>RBIF:</b> RB Port Change Interrupt Flag bit <sup>(1)</sup> 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state

**Note 1:** A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

# 11.5 RCON Register

Γ.

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

The operation of the SBOREN bit and the Reset flag bits is discussed in more detail in **Section 5.1 "RCON Register"**.

## REGISTER 11-13: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 <sup>(1)</sup>	U-0	R/W-1	R-1	R-1	R/W-0 <sup>(2)</sup>	R/W-0
IPEN	SBOREN	—	RI	TO	PD	POR	BOR
bit 7							bit 0

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>IPEN:</b> Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	SBOREN: BOR Software Enable bit <sup>(1)</sup>
	For details of bit operation, see Register 5-1.
bit 5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 5-1.
bit 3	TO: Watchdog Time-out Flag bit
	For details of bit operation, see Register 5-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 5-1.
bit 1	<b>POR:</b> Power-on Reset Status bit <sup>(2)</sup>
	For details of bit operation, see Register 5-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 5-1.

- Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'. See Register 5-1 for additional information.
  - 2: The actual Reset value of POR is determined by the type of device Reset. See Register 5-1 for additional information.

# 13.0 TIMER1 MODULE

The Timer1 timer/counter module has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- · Status of system clock operation

Figure 13-1 is a simplified block diagram of the Timer1 module.

Register 13-1 details the Timer1 Control register. This register controls the operating mode of the Timer1 module and contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Timer1 oscillator can be used as a secondary clock source in power-managed modes. When the T1RUN bit is set, the Timer1 oscillator provides the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

## REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

Legend:						
R = Readable	e bit	W = Writable bit	U = Unimplemented bit,	, read as '0'		
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7	<b>RD16:</b> 16-B 1 = Enables 0 = Enables	it Read/Write Mode Enable s register read/write of Tim s register read/write of Tim	e bit ler1 in one 16-bit operation ler1 in two 8-bit operations			
bit 6 <b>T1RUN:</b> Timer1 System Clock Status bit 1 = Device clock is derived from Timer1 oscillator 0 = Device clock is derived from another source						
bit 5-4 <b>T1CKPS1:T1CKPS0:</b> Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value						
bit 3	<b>TIOSCEN:</b> Timer1 Oscillator Enable bit 1 = Timer1 oscillator is enabled 0 = Timer1 oscillator is shut off The oscillator inverter and feedback resistor are turned off to eliminate power drain					
bit 2	TISYNC: Timer1 External Clock Input Synchronization Select bit   When TMR1CS = 1:   1 = Do not synchronize external clock input   0 = Synchronize external clock input   When TMR1CS = 0:   This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.					
bit 1	<b>TMR1CS:</b> Timer1 Clock Source Select bit 1 = External clock from T1OSO/T1CKI (on the rising edge) <sup>(1)</sup> 0 = Internal clock (Eosc/4)					
bit 0	<b>TMR1ON:</b> Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1					

Note 1: Placement of T1OSI and T1OSO/T1CKI depends on the value of the Configuration bit, T1OSCMX, of CONFIG3H.



### FIGURE 14-7: PWM TIME BASE INTERRUPTS, CONTINUOUS UP/DOWN COUNT MODE



© 2009 Microchip Technology Inc.

### 14.6.5 COMPLEMENTARY PWM OPERATION

The Complementary mode of PWM operation is useful to drive one or more power switches in half-bridge configuration, as shown in Figure 14-16. This inverter topology is typical for a 3-phase induction motor, brushless DC motor or 3-phase Uninterruptible Power Supply (UPS) control applications.

Each upper/lower power switch pair is fed by a complementary PWM signal. Dead time may be optionally inserted during device switching, where both outputs are inactive for a short period (see **Section 14.7 "Dead-Time Generators"**).

In Complementary mode, the duty cycle comparison units are assigned to the PWM outputs as follows:

- · PDC0 register controls PWM1/PWM0 outputs
- · PDC1 register controls PWM3/PWM2 outputs
- PDC2 register controls PWM5/PWM4 outputs

PWM1/3/5 are the main PWMs that are controlled by the PDCx registers and PWM0/2/4 are the complemented outputs. When using the PWMs to control the half-bridge, the odd number PWMs can be used to control the upper power switch and the even numbered PWMs can be used for the lower switches.

### FIGURE 14-16: TYPICAL LOAD FOR COMPLEMENTARY PWM OUTPUTS



The Complementary mode is selected for each PWM I/O pin pair by clearing the appropriate PMODx bit in the PWMCON0 register. The PWM I/O pins are set to Complementary mode by default upon all kinds of device Resets.

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665	
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415	
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207	
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	—	_	

TABLE 15-3:	<b>BAUD RATES FOR</b>	<b>ASYNCHRONOUS</b>	MODES	(CONTINUED)
-------------	-----------------------	---------------------	-------	-------------

	SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207			
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51			
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25			
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_			
19.2	19.231	0.16	12	—	_	_	_	_	_			
57.6	62.500	8.51	3	—	_	_	_	_	_			
115.2	125.000	8.51	1		_	—		—	—			

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1												
BAUD RATE (K)	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fos	Fosc = 8.000 MHz		
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665	
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665	
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832	
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207	
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103	
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34	
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16	

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1										
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832			
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207			
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103			
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25			
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12			
57.6	58.824	2.12	16	55.555	3.55	8	—	_	_			
115.2	111.111	-3.55	8		—		_	—	—			



## FIGURE 15-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

# TABLE 15-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	47
PIR1	—	ADIF	RCIF	TXIF	CMP2IF	CMP1IF	CMP0IF	TMR1IF	49
PIE1	—	ADIE	RCIE	TXIE	CMP2IE	CMP1IE	CMP0IE	TMR1IE	49
IPR1	—	ADIP	RCIP	TXIP	CMP2IP	CMP1IP	CMP0IP	TMR1IP	49
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	48
TXREG	EUSART T	ransmit Reg	ister						48
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	48
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	48
SPBRGH	EUSART Baud Rate Generator Register High Byte								48
SPBRG	EUSART E	aud Rate G	enerator Re	gister Low	Byte				48

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

BNC	;	Branch if	Not Carry		BN	4	Branch if	Not Negativ	/e	
Synt	ax:	BNC n			Synt	ax:	BNN n			
Ope	ands:	-128 ≤ n ≤ 1	27		Oper	rands:	-128 ≤ n ≤ 1	127		
Ope	ation:	if Carry bit i (PC) + 2 + 2	s '0', 2n → PC		Oper	Operation:		if Negative bit is '0', (PC) + 2 + 2n $\rightarrow$ PC		
Statu	is Affected:	None			Statu	is Affected:	None			
Enco	oding:	1110	0011 nnr	nn nnnn	Enco	oding:	1110	0111 nnr	nn 1	
Desc	sription:	If the Carry will branch. The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle ir	bit is '0', then aplement num e PC. Since th d to fetch the r the new addre h. This instruct struction.	the program ber '2n' is e PC will have text ss will be ion is then a	Description: 2n' is will have vill be s then a		If the Negative bit is '0', then the program will branch. The 2's complement number '2r added to the PC. Since the PC v incremented to fetch the next instruction, the new address will PC + 2 + 2n. This instruction is two-cycle instruction.			
Word	ds:	1			Word	ds:	1			
Cycl	es:	1(2)			Cycl	es:	1(2)			
Q C If Ju	ycle Activity:				Q C If Ju	ycle Activity:	( )			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	C	
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Writ P	
	No	No	No	No		No	No	No	N	
	operation	operation	operation	operation		operation	operation	operation	oper	
If N	o Jump:				lf N	o Jump:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	C	
	Decode	Read literal	Process	No		Decode	Read literal	Process	N	
		'n'	Data	operation			'n'	Data	oper	
<u>Exar</u>	<u>nple:</u>	HERE	BNC Jump		Exar	<u>nple:</u>	HERE	BNN Jump		
	Before Instruc	ction				Before Instruc	tion			
	PC	= ad	dress (HERE	)		PC	= ad	dress (HERE)	)	
	Atter Instructio	on 				Atter Instructio	on vo – O			
	IT Carry PC	= 0; = ad	dress (Jumo)	)		ir Negati P	ve = 0; C = ade	dress (Jump)	)	
	If Carry	· = 1;	,			lf Nega <u>t</u> i	ve = 1;		,	
	PC	= ad	dress (HERE	+ 2)		P	C = ad	dress (HERE	+ 2)	

ill branch. mplement number '2n' is e PC. Since the PC will have ed to fetch the next the new address will be n. This instruction is then a nstruction. Q3 Q4

nnnn

Write to PC

uon operation
3 Q4
ess No
a operation
Tump
oump
HERE )
Jump)

DEC	FSZ	Decremer	Decrement f, Skip if 0						
Synta	ax:	DECFSZ f	{,d {,a}}			Syntax:			
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				Operand			
Oper	ation:	(f) – 1 $\rightarrow$ de skip if result	$(f) - 1 \rightarrow dest,$ Operative of the operation of the oper						
Statu	s Affected:	None				Status A			
Enco	ding:	0010	11da	ffff	ffff	Encodin			
Desc	ription:	The content decremente placed in W placed back If the result which is alru and a NOP i it a two-cyc If 'a' is '0', tf If 'a' is '0', tf GPR bank. If 'a' is '0' an set is enable in Indexed I mode when Section 22 Bit-Oriente Literal Offs	The contents of register 'f' are Described of the contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Word	IS:	1				Mordo			
Cycle	es:	1(2) Note: 3 cy by a	cles if skip 2-word in	and fol	llowed n.	Cycles:			
QC	ycle Activity:								
	Q1	Q2	Q3		Q4	Q Cycl			
	Decode	Read register 'f'	Proces Data	s \ de	Write to				
lf sk	ip:			1					
	Q1	Q2	Q3		Q4	lf skip:			
	No	No	No		No				
اللا مار	operation	operation	operatio	n o	peration				
IT SK		a by 2-wora in:			04	lf skip a			
	No	No	No		No				
	operation	operation	operatio	n o	peration				
	No	No	No		No				
	operation	operation	operatio	n o	peration				
Exan	nple:	HERE CONTINUE	DECFSZ GOTO	CN1 LOC	F, 1, 1 )P	Example			
	Before Instruc PC	tion = Address	(HERE)			Ве			
	CNT If CNT PC If CNT PC	= CNT – 1 = 0; = Address ≠ 0; = Address	G (CONTI) G (HERE	NUE) + 2)		Aft			

FSNZ	Decremer	nt f, Skip if Not 0					
ntax:	DCFSNZ	f {,d {,a}}					
erands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$						
eration:	(f) – 1 $\rightarrow$ de skip if result	est, t ≠ 0					
itus Affected:	None						
coding:	0100	11da fff	f ffff				
scription:	The content	ts of register 'f	' are				
ords:	decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
	1(2)						
Cuelo Activity	Note: 3 c	cycles if skip a a 2-word instr	nd followed uction.				
	02	03	04				
Decode	Read	Process	Write to				
Dooddo	register 'f'	Data	destination				
skip:	-						
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
skip and followed	by 2-word in	struction:					
Q1	Q2	Q3	Q4				
No	N0 operation	No	No				
No	No	No	No				
operation	operation	operation	operation				
ample:	HERE I ZERO : NZERO :	DCFSNZ TEM : :	P, 1, 0				
Before Instruct TEMP	ion =	?					
TEMP If TEMP PC If TEMP	" = = ≠	TEMP – 1 0; Address (2 0;	ZERO)				
PC	=	Address (1	NZERO)				

INCI	FSZ	Increment f, Skip if 0								
Synta	ax:	INCFSZ f	{,d {,a}}							
Oper	ands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$								
Oper	ation:	(f) + 1 $\rightarrow$ de skip if result	est, t = 0							
Statu	is Affected:	None								
Enco	oding:	0011 11da ffff ffff								
Desc	ription:	The content incrementer placed in W placed back If the result which is alre and a NOP i it a two-cycl If 'a' is '0', th If 'a' is '0', th GPR bank. If 'a' is '0' an set is enabl in Indexed I mode when Section 22. Bit-Oriente Literal Offs	The contents of register 'f' are ncremented. If 'd' is '0', the result is blaced in W. If 'd' is '1', the result is blaced back in register 'f'. If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making t a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details							
Word	ls:	1								
Cycle Q C	es: ycle Activity:	1(2) <b>Note:</b> 3 cyc by a	cles if skip an 2-word instru	d followed ction.						
	Q1	Q2	Q3	Q4						
	Decode	Read register 'f'	Process Data	Write to destination						
lf sk	ip:			•						
	Q1	Q2	Q3	Q4						
	No	No	No	No						
	operation	operation	operation	operation						
lf sk	ip and followe	d by 2-word ins	struction:	_						
	Q1	Q2	Q3	Q4						
	No	No	No	No						
	No	No	No	No						
	operation	operation	operation	operation						
Example:		HERE J NZERO : ZERO :	INCFSZ C	NT, 1, 0						
	Before Instruc PC	tion = Address	(HERE)							
	After Instructio CNT If CNT PC If CNT PC	= CNT + 1 = 0; = Address ≠ 0; = Address	G (ZERO) G (NZERO)							

INFSNZ	INFSNZ Increment f, Skip if Not 0						
Syntax:		INFSNZ f	{,d {,a}}				
Operands:		$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$					
Operation:		(f) + 1 $\rightarrow$ de skip if resul	<b>est</b> , t ≠ 0				
Status Affe	cted:	None					
Encoding:		0100	10da ffi	f ffff			
Description: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. If the result is not '0', the next instruction, which is already fetched, i discarded and a NoP is executed instead, making it a two-cycle instruction.   If 'a' is '0', the Access Bank is selecte If 'a' is '0', the Access Bank is selecte If 'a' is '0', the Access Bank is selecte If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 22.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexee Literal Offset Mode" for details.   Words: 1							
Words:		1					
Cycles:		1(2) Note: 3 o by	cycles if skip a a 2-word instr	nd followed ruction.			
Q Cycle A	ctivity:						
	Q1	Q2	Q3	Q4			
De	ecode	Read	Process	Write to			
		register 'f'	Data	destination			
If skip:	~ 1			<u>.</u>			
	Q1	Q2	Q3	Q4			
one	NO	N0 operation	N0 operation	N0 operation			
If skip and	followe	d by 2-word in	struction:	oporation			
	Q1	Q2	Q3	Q4			
1	No	No	No	No			
ope	ration	operation	operation	operation			
I	No	No	No	No			
ope	ration	operation	operation	operation			
Example:		HERE ZERO NZERO	INFSNZ REG	, 1, O			
Befor	PC = Address (HERE)						
After F F F F	PC = Address (HERE) After Instruction REG = REG + 1 If REG $\neq$ 0; PC = Address (NZERO) If REG = 0; PC = Address (ZERO)						

MOVFF	Move f to f							
Syntax:	MOVFF f <sub>s</sub> ,f <sub>d</sub>							
Operands:	$\begin{array}{l} 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \end{array}$							
Operation:	$(f_s) \rightarrow f_d$							
Status Affected:	None							
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	1100 ffff ffff ffff <sub>s</sub> 1111 ffff ffff ffff <sub>d</sub>						
Description:	The contents of source register ' $f_s$ ' are moved to destination register ' $f_d$ '. Location of source ' $f_s$ ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination ' $f_d$ ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.							
Words:	2							
Cycles:	2 (3)							
Q Cycle Activity:								
Q1	Q2	Q3	3	Q4				

Syntax:	MOVLW k				
Operands:	$0 \le k \le 255$				
Operation:	$k \to BSR$				
Status Affected:	None				
Encoding:	0000 0001 kkkk kkk				
Words:	BSR<7:4> a of the value	lways rei of k <sub>7</sub> :k <sub>4</sub> .	mains '0',	regardles	
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	C	13	Q4	
Decode	Read literal 'k'	Proc Da	cess V ata '	Vrite litera k' to BSR	
		_			
Example:	MOVLB	5			

After Instruction		
BSR Register	=	05h

Q1	Q2	Q2 Q3	
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

#### Example: MOVFF REG1, REG2

Before Instruction REG1 REG2	= =	33h 11h
After Instruction		
REG1 REG2	= =	33h 33h

# 23.2 DC Characteristics: Power-Down and Supply Current PIC18F1230/1330 (Industrial) PIC18LF1230/1330 (Industrial) (Continued)

PIC18LF1230/1330 (Industrial)		<b>Standa</b> Operat	ard Ope	<b>rating (</b> perature	Conditions (unless $-40^{\circ}C \le TA$	ess otherwise sta ₄ ≤ +85°C for indu	<b>ted)</b> strial	
PIC18F12 (Indus	<b>Standa</b> Operat	ard Ope ing tem	perating (	$\begin{array}{l} \text{Conditions (unletermine)}\\ -40^\circ\text{C} \leq \text{T}\\ -40^\circ\text{C} \leq \text{T}\\ \end{array}$	ess otherwise sta $A \le +85^{\circ}C$ for indus $A \le +125^{\circ}C$ for extended	<b>ted)</b> strial ended		
Param Device		Тур	Max	Units		Conditio	ns	
	Supply Current (IDD) <sup>(2)</sup>							
	PIC18LF1230/1330	65	112	μΑ	-40°C			
		65	112	μΑ	+25°C	VDD = 2.0V		
		70	112	μΑ	+85°C			
	PIC18LF1230/1330	120	237	μΑ	-40°C			
		120	237	μΑ	+25°C	VDD = 3.0V	FOSC = 1 MHz	
		130	237	μΑ	+85°C		EC oscillator)	
	All devices	300	360	μΑ	-40°C		,	
		240	360	μΑ	+25°C	Voo = 5.0V		
		300	360	μΑ	+85°C	VDD - 3.0V		
	Extended devices only	320	865	μΑ	+125°C			
	PIC18LF1230/1330	260	427	μΑ	-40°C			
		255	427	μΑ	+25°C	VDD = 2.0V		
		270	427	μΑ	+85°C			
	PIC18LF1230/1330	420	740	μA	-40°C			
		430	740	μA	+25°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode, EC oscillator)	
		450	740	μΑ	+85°C			
	All devices	0.9	1.23	mA	-40°C			
		0.9	1.23	mA	+25°C	VDD = 5.0V		
		0.9	1.23	mA	+85°C			
	Extended devices only	1	1.2	mA	+125°C			
	Extended devices only	2.8	10.7	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz	
		4.3	10.7	mA	+125°C	VDD = 5.0V	(PRI_IDLE mode, EC oscillator)	
	All devices	6.0	9.5	mA	-40°C			
		6.2	9.0	mA	+25°C	VDD = 4.2V		
		6.6	8.6	mA	+85°C		Fosc = 40 MHz	
	All devices	8.1	17.3	mA	-40°C	1	EC oscillator)	
		9.1	17.3	mA	+25°C	VDD = 5.0V		
		8.3	17.3	mA	+85°C			

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or Vss;
- $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.
- **3:** Low-power Timer1 oscillator selected.
- **4:** BOR and LVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

# 24.0 PACKAGING INFORMATION

# 24.1 Package Marking Information

#### 18-Lead PDIP



#### 18-Lead SOIC







### 28-Lead QFN





# Example



# Example



# Example



Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.			
Note:	te: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.				

NOTES: