# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, I <sup>2</sup> S, LCD, LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 20x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl33z256vlh4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Table of Contents**

1	Rati	ngs		4						
	1.1	Thermal handling ratings								
	1.2	Moisture handling ratings								
	1.3	ESD handling ratings								
	1.4	Voltag	e and current operating ratings	4						
2	Ger	eral		. 5						
	2.1	AC electrical characteristics								
	2.2	Nonsw	vitching electrical specifications	5						
		2.2.1	Voltage and current operating requirements	6						
		2.2.2	LVD and POR operating requirements	. 6						
		2.2.3	Voltage and current operating behaviors	7						
		2.2.4	Power mode transition operating behaviors	8						
		2.2.5	Power consumption operating behaviors	9						
		2.2.6	EMC radiated emissions operating behaviors	. 19						
		2.2.7	Designing with radiated emissions in mind	. 20						
		2.2.8	Capacitance attributes	. 20						
	2.3	Switch	ing specifications	20						
		2.3.1	Device clock specifications	. 20						
		2.3.2	General switching specifications	21						
	2.4	Therm	al specifications	. 21						
		2.4.1	Thermal operating requirements	21						
		2.4.2	Thermal attributes	22						
3	Peri	pheral	operating requirements and behaviors	. 22						
	3.1	Core n	nodules	. 22						
		3.1.1	SWD electricals	23						
	3.2	Systen	n modules	. 24						
	3.3	Clock	modules	. 24						
		3.3.1	MCG-Lite specifications	24						
		3.3.2	Oscillator electrical specifications	. 26						
	3.4	Memo	ries and memory interfaces	. 28						
		3.4.1	Flash electrical specifications	. 28						
	3.5	Securi	ty and integrity modules	30						
	3.6	Analog	]	30						

		261	ADC electrical energifications	20
		3.0.1	ADC electrical specifications	
		3.6.2	voltage reference electrical specifications	35
		3.6.3	CMP and 6-bit DAC electrical specifications.	36
		3.6.4	12-bit DAC electrical characteristics	38
	3.7	Timers		41
	3.8	Comm	unication interfaces	41
		3.8.1	SPI switching specifications	41
		3.8.2	I2C	46
		3.8.3	UART	48
		3.8.4	I2S/SAI switching specifications	48
	3.9	Humar	n-machine interfaces (HMI)	52
		3.9.1	LCD electrical characteristics	52
4	Dim	ensions	5	54
	4.1	Obtain	ing package dimensions	54
5	Pinc	outs and	Packaging	54
	5.1	KL33 5	Signal Multiplexing and Pin Assignments	54
	5.2	KL33 F	Family Pinouts	57
6	Ord	ering pa	arts	59
	6.1	Determ	nining valid orderable parts	59
7	Part	t identifi	cation	59
	7.1	Descrip	otion	59
	7.2	Format	t	60
	7.3	Fields.		60
	7.4	Examp	le	60
8	Terr	ninolog	y and guidelines	61
	8.1	Definiti	ons	61
	8.2	Examp	les	61
	8.3	Typical	I-value conditions	62
	8.4	Relatio	onship between ratings and operating	
		require	ments	62
	8.5	Guideli	ines for ratings and operating requirements	63
9	Rev	ision Hi	story	63
			· · · · · · · · · · · · · · · · · · ·	



Symbol	Description	Min.	Max.	Unit	Notes
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{ I}_{\text{OL}} = 18 \text{ mA}$	—	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 6 mA				
I <sub>OLT</sub>	Output low current total for all ports	—	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	_	1	μA	2
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	_	0.025	μA	2
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	64	μA	2
I <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μA	
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	3

### Table 7. Voltage and current operating behaviors (continued)

1. PTB0, PTB1, PTC3, PTC4, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

2. Measured at  $V_{DD} = 3.6 V$ 

3. Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>SS</sub>

### 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- HIRC clock mode

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	1
	• VLLS0 → RUN	_	152	166	μs	
	• VLLS1 → RUN	_	152	166	μs	
	• VLLS3 → RUN	_	93	104	μs	
	• LLS $\rightarrow$ RUN		7.5	8	μs	

Table continues on the next page ...

8



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	<ul> <li>VLPS → RUN</li> </ul>					
		—	7.5	8	μs	
	• STOP → RUN					
			7.5	8	μs	

 Table 8. Power mode transition operating behaviors (continued)

1. Normal boot (FTFA\_FOPT[LPBOOT]=11)

### 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

### NOTE

The while (1) test is executed with flash cache enabled.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	—	See note	mA	1
I <sub>DD_RUNCO</sub>	Running CoreMark in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, $V_{DD}$ = 3.0 V					2
	• at 25 °C	—	5.76	6.40	mA	
	• at 105 °C		6.04	6.68		
I <sub>DD_RUNCO</sub>	Running While(1) loop in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V <sub>DD</sub> = 3.0 V					
	• at 25 °C	—	3.21	3.85	mA	
	• at 105 °C		3.49	4.13		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 48 MHz core/24 MHz flash, $V_{DD} = 3.0$ V					2
	• at 25 °C	—	6.45	7.09	mA	
	• at 105 °C	_	6.75	7.39		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in flash all peripheral clock disable, 24 MHz core/12 MHz flash, $V_{DD}$ = 3.0 V					2
	• at 25 °C	—	3.95	4.59		
	• at 105 °C		4.23	4.87	mA	

Table 9. Power consumption operating behaviors

Table continues on the next page...

9



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 85 °C	_	102.92	162.20		
	• at 105 °C					
I <sub>DD_LLS</sub>	Low-leakage stop mode current, all peripheral					
	disable, at 3.0 V	—	2.06	3.33	μΑ	
	at 50 °C	—	4.72	6.85		
		_	8.13	13.30		
	• at 70 C	_	13.34	24.70		
	• at 85 °C	_	41.08	52.43		
	• at 105 °C					
I <sub>DD_LLS</sub>	Low-leakage stop mode current with RTC					
	• at 25 °C and below	—	2.46	3.73	μΑ	
	• at 50 °C	—	5.12	7.25		
	• at 70 °C	—	8.53	11.78		
	• at 85 °C	—	13.74	18.91		
	• at 105 °C	—	41.48	52.83		
I <sub>DD_LLS</sub>	Low-leakage stop mode current with RTC					3
	• at 25 °C and below	—	2.35	2.70	μ.,	
	• at 50 °C	—	4.91	6.75		
	• at 70 °C	—	8.32	11.78		
	• at 85 °C	—	13.44	18.21		
	• at 105 °C	—	40.47	51.85		
DD_VLLS3	peripheral disable, at 3.0 V		4.45	1.05	μA	
	<ul> <li>at 25 °C and below</li> </ul>	—	1.45	1.85		
	• at 50 °C	—	3.37	4.39		
	• at 70 °C	—	5.76	8.48		
	• at 85 °C	—	9.72	14.30		
	• at 105 °C	—	30.41	37.50		
IDD VLLS3	Very-low-leakage stop mode 3 current with RTC					3
	current, at 3.0 V	_	2.05	2.45	μΑ	
		_	3.97	4.99		
	• at 50 °C	_	6.36	9.08		
	• at 70 °C	_	10.32	14 73		
	• at 85 °C	_	31.01	38 10		
	• at 105 °C					

 Table 9. Power consumption operating behaviors (continued)

Table continues on the next page...



Symbol	Description	Temperature (°C)			Unit			
		-40	25	50	70	85	105	
								nA
I <sub>CMP</sub>	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μΑ
Iuart	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption. • IRC8M (8 MHz internal reference clock) • IRC2M (2 MHz internal reference clock)	114 34	114 34	114 34	114 34	114 34	114 34	μΑ
I <sub>TPM</sub>	<ul> <li>TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal.</li> <li>Includes selected clock source and I/O switching currents.</li> <li>IRC8M (8 MHz internal reference clock)</li> <li>IRC2M (2 MHz internal reference clock)</li> </ul>	147 42	147 42	147 42	147 42	147 42	147 42	μΑ
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx or VLLSx mode.	45	45	45	45	45	45	μA
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at $V_{DD}$ and $V_{DDA}$ by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	330	330	330	330	330	330	μA
I <sub>LCD</sub>	LCD peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the OSC0_CR[EREFSTEN, EREFSTEN] bits. VIREG disabled, resistor bias network enabled, 1/8 duty cycle, 8 x 36 configuration for driving 288 Segments, 32 Hz frame rate, no LCD glass connected. Includes ERCLK32K (32 kHz external crystal) power consumption.	4.5	4.5	4.5	4.5	4.5	4.5	μΑ

### Table 10. Low power mode peripheral adders — typical value (continued)



### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG-Lite in HIRC for run mode, and LIRC for VLPR mode
- No GPIOs toggled
- Code execution from flash
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA



Figure 2. Run mode supply current vs. core frequency



1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} \times chip$  power dissipation.

# 2.4.2 Thermal attributes

Board type	Symbol	Description	64 LQFP	64 MAPBGA	Unit	Notes
Single-layer (1S)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	70	50.3	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	51	42.9	°C/W	
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	58	41.4	°C/W	
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	45	38.0	°C/W	
_	R <sub>θJB</sub>	Thermal resistance, junction to board	33	39.6	°C/W	2
_	R <sub>θJC</sub>	Thermal resistance, junction to case	20	27.3	°C/W	3
_	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	4	0.4	°C/W	4
_	Ψ <sub>JB</sub>	Thermal characterization parameter, junction to package bottom (natural convection)	-	12.6	°C/W	5

#### Table 16. Thermal attributes

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions – Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).
- 5. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

# **3** Peripheral operating requirements and behaviors

# 3.1 Core modules



### 3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	—	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	—	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	—	ns
J11	SWD_CLK high to SWD_DIO data valid	—	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5		ns



Figure 4. Serial wire clock input timing





Figure 5. Serial wire data timing

# 3.2 System modules

There are no specifications necessary for the device's system modules.

# 3.3 Clock modules

### 3.3.1 MCG-Lite specifications

### Table 18. IRC48M specification

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD</sub>	Supply current	—	400	500	μA	—
f <sub>IRC</sub>	Output frequency	—	48	_	MHz	—
Δf <sub>irc48m_ol_lv</sub>	Open loop total deviation of IRC48M frequency at low voltage (VDD=1.71V-1.89V) over temperature		± 0.5	± 1.5	%f <sub>irc48m</sub>	1
$\Delta f_{irc48m_ol_hv}$	Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over temperature	_	± 0.5	± 1.0	%f <sub>irc48m</sub>	1

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
Tj	Period jitter (RMS)	—	35	150	ps	—
T <sub>su</sub>	Startup time		2	3	μs	—

Table 18.	IRC48M s	pecification	(continued)
			· /

1. The maximum value represents characterized results equivalent to mean plus or minus three times the standard deviation (mean +/-3sigma).

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_2M</sub>	Supply current in 2 MHz mode	—	14	17	μA	—
I <sub>DD_8M</sub>	Supply current in 8 MHz mode	—	30	35	μA	_
f <sub>IRC_2M</sub>	Output frequency	—	2	_	MHz	_
f <sub>IRC_8M</sub>	Output frequency	—	8	—	MHz	—
f <sub>IRC_T_2M</sub>	Output frequency range (trimmed)	—	—	±3	%f <sub>IRC</sub>	—
f <sub>IRC_T_8M</sub>	Output frequency range (trimmed)	—	—	±3	%f <sub>IRC</sub>	_
T <sub>su_2M</sub>	Startup time	—	—	12.5	μs	—
T <sub>su_8M</sub>	Startup time	—	—	12.5	μs	—

### Table 19. IRC8M/2M specification



- 3. C<sub>x</sub>,C<sub>y</sub> can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected,  $R_F$  is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 3.3.2.2 Oscillator frequency specifications Table 21. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low- frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high- frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	—	48	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S
  register being set.

# 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.



### **3.6.1.1 16-bit ADC operating conditions** Table 26. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	—
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	V <sub>DDA</sub>	V <sub>DDA</sub>	V	3
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	3
V <sub>ADIN</sub>	Input voltage	16-bit differential mode	VREFL	—	31/32 × VREFH	V	—
		All other modes	VREFL	—	VREFH		
C <sub>ADIN</sub>	Input	16-bit mode	_	8	10	pF	—
	capacitance	<ul> <li>8-bit / 10-bit / 12-bit modes</li> </ul>	—	4	5		
R <sub>ADIN</sub>	Input series resistance		—	2	5	kΩ	_
R <sub>AS</sub>	Analog source resistance (external)	13-bit / 12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	4
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0		24	MHz	5
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	—	12.0	MHz	5
C <sub>rate</sub>	ADC conversion rate	<ul> <li>≤ 13-bit modes</li> <li>No ADC hardware averaging</li> <li>Continuous conversions</li> <li>enabled, subsequent</li> <li>conversion time</li> </ul>	20.000	_	1200	ksps	6
C <sub>rate</sub>	ADC conversion rate	16-bit mode No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	_	461.467	ksps	6

- 1. Typical values assume  $V_{DDA}$  = 3.0 V, Temp = 25 °C,  $f_{ADCK}$  = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. VREFH can act as VREF\_OUT when VREFV1 module is enabled.
- 4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</p>
- 5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.



Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	—

#### Table 30. VREF limited-range operating requirements

### Table 31. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	—

# 3.6.3 CMP and 6-bit DAC electrical specifications

Table 32. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	—	_	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_		20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> – 0.3	_	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	<ul> <li>CR0[HYSTCTR] = 00</li> </ul>	_	5	_	mV
	• CR0[HYSTCTR] = 01	—	10	—	mV
	<ul> <li>CR0[HYSTCTR] = 10</li> </ul>	_	20	_	mV
	<ul> <li>CR0[HYSTCTR] = 11</li> </ul>	—	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5			V
V <sub>CMPOI</sub>	Output low	_		0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3		0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.

 Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.

3. 1 LSB = V<sub>reference</sub>/64





Figure 12. Typical INL error vs. digital code





Figure 17. SPI slave mode timing (CPHA = 1)

# 3.8.2 I<sup>2</sup>C

### 3.8.2.1 Inter-Integrated Circuit Interface (I2C) timing Table 39. I2C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Unit	
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400 <sup>1</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7		1.25	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	—	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	3.45 <sup>3</sup>	04	0.9 <sup>2</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	—	100 <sup>3</sup> , <sup>6</sup>		ns
Rise time of SDA and SCL signals	t <sub>r</sub>	—	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	—	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	—	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	—	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns



Peripheral operating requirements and behaviors



Figure 18. Timing definition for devices on the I<sup>2</sup>C bus

# 3.8.3 UART

See General switching specifications.

### 3.8.4 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

# 3.8.4.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	—	ns
S2	I2S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15.5	ns

Table 41. I2S/SAI master mode timing

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• RVTRIM=1110	—	1.01	—		
	• RVTRIM=0001	—	1.02	-		
	• RVTRIM=1001	_	1.03	_		
	• RVTRIM=0101	_	1.05	_		
	• RVTRIM=1101	_	1.06	_		
	• RVTRIM=0011	_	1.07	_		
	• RVTRIM=1011	_	1.08	_		
	• RVTRIM=0111	_	1.09	_		
	• RVTRIM=1111					
Δ <sub>RTRIM</sub>	VIREG TRIM resolution	—	—	3.0	% V <sub>IREG</sub>	
I <sub>VIREG</sub>	V <sub>IREG</sub> current adder — RVEN = 1	_	1	—	μA	
I <sub>RBIAS</sub>	RBIAS current adder					
	<ul> <li>LADJ = 10 or 11 — High load (LCD glass capacitance ≤ 8000 pF)</li> </ul>		10	_	μA	
	<ul> <li>LADJ = 00 or 01 — Low load (LCD glass capacitance ≤ 2000 pF)</li> </ul>	_	1	_	μA	
R <sub>RBIAS</sub>	RBIAS resistor values					
	<ul> <li>LADJ = 10 or 11 — High load (LCD glass capacitance ≤ 8000 pF)</li> </ul>	_	0.28	_	MΩ	
	<ul> <li>LADJ = 00 or 01 — Low load (LCD glass capacitance ≤ 2000 pF)</li> </ul>	_	2.98	_	MΩ	
VLL1	VLL1 voltage	—	—	V <sub>IREG</sub>	V	4
VLL2	VLL2 voltage	—	—	2 x V <sub>IREG</sub>	V	4
VLL3	VLL3 voltage	—	—	3 x V <sub>IREG</sub>	V	4
VLL1	VLL1 voltage			V <sub>DDA</sub> / 3	V	5
VLL2	VLL2 voltage			V <sub>DDA</sub> / 1.5	V	5
VLL3	VLL3 voltage			V <sub>DDA</sub>	V	5

Table 45.	LCD electricals	(continued)
-----------	-----------------	-------------

1. The actual value used could vary with tolerance.

- For highest glass capacitance values, LCD\_GCR[LADJ] should be configured as specified in the LCD Controller chapter within the device's reference manual.
- 3.  $V_{IREG}$  maximum should never be externally driven to any level other than  $V_{DD}$  0.15 V
- VLL1, VLL2 and VLL3 are a function of V<sub>IREG</sub> only when the regulator is enabled (GCR[RVEN]=1) and the charge pump is enabled (GCR[CPSEL]=1).
- 5. VLL1, VLL2 and VLL3 are a function of  $V_{DDA}$  only under either of the following conditions:
  - The charge pump is enabled (GCR[CPSEL]=1), the regulator is disabled (GCR[RVEN]=0), and VLL3 = V<sub>DDA</sub> through the internal power switch (GCR[VSUPPLY]=0).
  - The resistor bias string is enabled (GCR[CPSEL]=0), the regulator is disabled (GCR[RVEN]=0), and VLL3 is connected to V<sub>DDA</sub> externally (GCR[VSUPPLY]=1).





# 8.4 Relationship between ratings and operating requirements

# 8.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 9 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
3	09 August 2014	Initial Public release <ul> <li>Updated Table 9 - Power consumption operating behaviors.</li> </ul>
4	03 March 2015	<ul><li>Updated the features and completed the ordering information.</li><li>Removed thickness dimension from package diagrams.</li></ul>

#### Table 47. Revision History

Table continues on the next page ...



Rev. No.	Date	Substantial Changes
		<ul> <li>Updated Related Resources table to include Chip Errata resource name and Package Drawing part numbers in the respective rows.</li> <li>Updated Table 7. Voltage and current operating behaviors.</li> <li>Specified correct max. value for I<sub>IN</sub>.</li> <li>Updated Table - 9 Power consumption operating behaviors.</li> <li>Rows added for IDD for reset pin hold low (I<sub>DD_RESET_LOW</sub>) at 1.7V and 3V.</li> <li>Measurement unit updated for I<sub>DD_VLLS1</sub> from nA to µA.</li> <li>Footnote 1 was moved in the beginning of the table as text.</li> <li>Added Table - 11 EMC radiated emissions operating behaviors for 64-pin LQFP package under section 2.2.6.</li> <li>Updated Table - 18 (IRC48M specification) and Table - 19 (IRC8M/2M specification) under section 3.3.1 - 'MCG-Lite specifications'.</li> <li>Removed supply voltage (V<sub>DD</sub>), temperature range (T), untrimmed (f<sub>IRC_UT</sub>), trim function (Δf<sub>IRC_C</sub>, Δf<sub>IRC_F</sub>) data from Table - 18 (IRC48M specification).</li> <li>Removed supply voltage (V<sub>DD</sub>), temperature range (T) data from Table - 19 (IRC8M/2M specification).</li> <li>Added Figure 6. IRC8M Frequency Drift vs Temperature curve after Table - 19 (IRC8M/2M specification).</li> <li>Updated Table 29. VREF full-range operating behaviors.</li> <li>Removed A<sub>c</sub>(Aging coefficient) row.</li> <li>Added T<sub>chop_osc_stup</sub> parameter.</li> <li>Updated tables: "I2C timing" and "I2C 1Mbit/s timing" under section - I<sup>2</sup>C.</li> <li>Added VREF specifications (V<sub>REFH</sub> and V<sub>REFL</sub>) to Table 26. 16-bit ADC operating conditions.</li> <li>Removed note: "This device does not have the USB_CLKIN signal available."</li> </ul>
5	12 August 2015	<ul> <li>In Table 9. Power consumption operating behaviors:         <ul> <li>Updated Max. values of I<sub>DD_WAIT</sub>, I<sub>DD_VLPW</sub>, I<sub>DD_STOP</sub>, I<sub>DD_VLPS</sub>, I<sub>DD_LLS</sub>, I<sub>DD_VLLS3</sub>, I<sub>DD_VLLS1</sub>, I<sub>DD_VLLS0</sub>.</li> <li>Modified unit of I<sub>DD_VLLS0</sub> from nA to µA.</li> <li>Removed I<sub>DD_RESET_LOW</sub> information.</li> </ul> </li> <li>In Table 13. Device clock specifications, added a footnote for normal run mode.</li> <li>In Table 15. Thermal operating requirements, modified the footnote for Ambient temperature.</li> <li>In Table 18. IRC48M specification, removed f<sub>IRC_T</sub> data and added Δf<sub>irc48m_of_lv</sub> and Δf<sub>irc48m_of_hv</sub> specifications.</li> <li>In Table 26. 16-bit ADC operating conditions, updated Max. value of f<sub>ADCK</sub> and C<sub>rate</sub>.</li> </ul>

Table 47. Revision History (continued)





#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2014-2015 Freescale Semiconductor, Inc.

Document Number KL33P64M48SF6 Revision 5, 08/2015



