




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | ARM® Cortex®-M0+                                                                                                                                        |
| Core Size                  | 32-Bit Single-Core                                                                                                                                      |
| Speed                      | 48MHz                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART, USB, USB OTG                                                                                                 |
| Peripherals                | Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT                                                                                                         |
| Number of I/O              | 23                                                                                                                                                      |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                       |
| RAM Size                   | 4K x 8                                                                                                                                                  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                            |
| Data Converters            | A/D 7x12b                                                                                                                                               |
| Oscillator Type            | Internal                                                                                                                                                |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                      |
| Mounting Type              | Surface Mount, Wettable Flank                                                                                                                           |
| Package / Case             | 32-VFQFN Exposed Pad                                                                                                                                    |
| Supplier Device Package    | 32-HVQFN (5x5)                                                                                                                                          |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl24z32vfm4">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl24z32vfm4</a> |

## Terminology and guidelines

| Field | Description                 | Values                                                                                                                                                                                |
|-------|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PP    | Package identifier          | <ul style="list-style-type: none"><li>FM = 32 QFN (5 mm x 5 mm)</li><li>FT = 48 QFN (7 mm x 7 mm)</li><li>LH = 64 LQFP (10 mm x 10 mm)</li><li>LK = 80 LQFP (12 mm x 12 mm)</li></ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"><li>4 = 48 MHz</li></ul>                                                                                                                            |
| N     | Packaging type              | <ul style="list-style-type: none"><li>R = Tape and reel</li><li>(Blank) = Trays</li></ul>                                                                                             |

## 2.4 Example

This is an example part number:

MKL24Z64VLK4

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | 0.9  | 1.1  | V    |

### 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

| Symbol   | Description                              | Min. | Max. | Unit    |
|----------|------------------------------------------|------|------|---------|
| $I_{WP}$ | Digital I/O weak pullup/pulldown current | 10   | 130  | $\mu A$ |

### 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

#### 3.3.1 Example

This is an example of an attribute:

| Symbol | Description                     | Min. | Max. | Unit |
|--------|---------------------------------|------|------|------|
| CIN_D  | Input capacitance: digital pins | —    | 7    | pF   |

### 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

#### 3.4.1 Example

This is an example of an operating rating:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

#### 3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

| Symbol          | Description                              | Min. | Typ. | Max. | Unit |
|-----------------|------------------------------------------|------|------|------|------|
| I <sub>WP</sub> | Digital I/O weak pullup/pulldown current | 10   | 70   | 130  | μA   |

#### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:

**Table 1. Voltage and current operating requirements (continued)**

| Symbol             | Description                                                                                                                                                                                                                  | Min.                 | Max.     | Unit | Notes |
|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|----------|------|-------|
| V <sub>HYS</sub>   | Input hysteresis                                                                                                                                                                                                             | $0.06 \times V_{DD}$ | —        | V    |       |
| I <sub>CDIO</sub>  | Digital pin negative DC injection current — single pin<br>• $V_{IN} < V_{SS}-0.3V$                                                                                                                                           | -5                   | —        | mA   | 1     |
| I <sub>CAIO</sub>  | Analog <sup>2</sup> pin DC injection current — single pin<br>• $V_{IN} < V_{SS}-0.3V$ (Negative current injection)<br>• $V_{IN} > V_{DD}+0.3V$ (Positive current injection)                                                  | -5<br>—              | —<br>+5  | mA   | 3     |
| I <sub>Ccont</sub> | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins<br>• Negative current injection<br>• Positive current injection | -25<br>—             | —<br>+25 | mA   |       |
| V <sub>RAM</sub>   | V <sub>DD</sub> voltage required to retain RAM                                                                                                                                                                               | 1.2                  | —        | V    |       |

1. All digital I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>DIO\_MIN</sub> (=V<sub>SS</sub>-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{DIO\_MIN}-V_{IN})/|I_{IC}|$ .
2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
3. All analog pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> through ESD protection diodes. If V<sub>IN</sub> is greater than V<sub>AIO\_MIN</sub> (=V<sub>SS</sub>-0.3V) and V<sub>IN</sub> is less than V<sub>AIO\_MAX</sub>(=V<sub>DD</sub>+0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/|I_{IC}|$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/|I_{IC}|$ . Select the larger of these two calculated resistances.

## 5.2.2 LVD and POR operating requirements

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements**

| Symbol             | Description                                                                | Min. | Typ. | Max. | Unit | Notes |
|--------------------|----------------------------------------------------------------------------|------|------|------|------|-------|
| V <sub>POR</sub>   | Falling VDD POR detect voltage                                             | 0.8  | 1.1  | 1.5  | V    |       |
| V <sub>LVDH</sub>  | Falling low-voltage detect threshold — high range (LVDV=01)                | 2.48 | 2.56 | 2.64 | V    |       |
| V <sub>LVW1H</sub> | Low-voltage warning thresholds — high range<br>• Level 1 falling (LVWV=00) | 2.62 | 2.70 | 2.78 | V    | 1     |
| V <sub>LVW2H</sub> | • Level 2 falling (LVWV=01)                                                | 2.72 | 2.80 | 2.88 | V    |       |
| V <sub>LVW3H</sub> | • Level 3 falling (LVWV=10)                                                | 2.82 | 2.90 | 2.98 | V    |       |
| V <sub>LVW4H</sub> | • Level 4 falling (LVWV=11)                                                | 2.92 | 3.00 | 3.08 | V    |       |
| V <sub>HYSH</sub>  | Low-voltage inhibit reset/recover hysteresis — high range                  | —    | ±60  | —    | mV   |       |
| V <sub>LVDL</sub>  | Falling low-voltage detect threshold — low range (LVDV=00)                 | 1.54 | 1.60 | 1.66 | V    |       |

Table continues on the next page...

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)**

| Symbol             | Description                                              | Min. | Typ. | Max. | Unit | Notes |
|--------------------|----------------------------------------------------------|------|------|------|------|-------|
| V <sub>LVW1L</sub> | Low-voltage warning thresholds — low range               |      |      |      |      | 1     |
|                    | • Level 1 falling (LVWV=00)                              | 1.74 | 1.80 | 1.86 | V    |       |
| V <sub>LVW2L</sub> | • Level 2 falling (LVWV=01)                              | 1.84 | 1.90 | 1.96 | V    |       |
| V <sub>LVW3L</sub> | • Level 3 falling (LVWV=10)                              | 1.94 | 2.00 | 2.06 | V    |       |
| V <sub>LVW4L</sub> | • Level 4 falling (LVWV=11)                              | 2.04 | 2.10 | 2.16 | V    |       |
| V <sub>HYSL</sub>  | Low-voltage inhibit reset/recover hysteresis — low range | —    | ±40  | —    | mV   |       |
| V <sub>BG</sub>    | Bandgap voltage reference                                | 0.97 | 1.00 | 1.03 | V    |       |
| t <sub>LPO</sub>   | Internal low power oscillator period — factory trimmed   | 900  | 1000 | 1100 | μs   |       |

1. Rising thresholds are falling threshold + hysteresis voltage

### 5.2.3 Voltage and current operating behaviors

**Table 3. Voltage and current operating behaviors**

| Symbol           | Description                                                       | Min.                  | Max.  | Unit | Notes |
|------------------|-------------------------------------------------------------------|-----------------------|-------|------|-------|
| V <sub>OH</sub>  | Output high voltage — Normal drive pad                            |                       |       |      | 1     |
|                  | • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -5 mA        | V <sub>DD</sub> - 0.5 | —     | V    |       |
|                  | • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -1.5 mA     | V <sub>DD</sub> - 0.5 | —     | V    |       |
| V <sub>OH</sub>  | Output high voltage — High drive pad                              |                       |       |      | 1     |
|                  | • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -18 mA       | V <sub>DD</sub> - 0.5 | —     | V    |       |
|                  | • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -6 mA       | V <sub>DD</sub> - 0.5 | —     | V    |       |
| I <sub>OHT</sub> | Output high current total for all ports                           | —                     | 100   | mA   |       |
| V <sub>OL</sub>  | Output low voltage — Normal drive pad                             |                       |       |      | 1     |
|                  | • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 5 mA         | —                     | 0.5   | V    |       |
|                  | • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 1.5 mA      | —                     | 0.5   | V    |       |
| V <sub>OL</sub>  | Output low voltage — High drive pad                               |                       |       |      | 1     |
|                  | • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 18 mA        | —                     | 0.5   | V    |       |
|                  | • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 6 mA        | —                     | 0.5   | V    |       |
| I <sub>OLT</sub> | Output low current total for all ports                            | —                     | 100   | mA   |       |
| I <sub>IN</sub>  | Input leakage current (per pin) for full temperature range        | —                     | 1     | μA   | 2     |
| I <sub>IN</sub>  | Input leakage current (per pin) at 25 °C                          | —                     | 0.025 | μA   | 2     |
| I <sub>IN</sub>  | Input leakage current (total all pins) for full temperature range | —                     | 65    | μA   | 2     |
| I <sub>OZ</sub>  | Hi-Z (off-state) leakage current (per pin)                        | —                     | 1     | μA   |       |

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                                                                                                       | Min.                  | Typ.                            | Max.                             | Unit | Notes |
|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|---------------------------------|----------------------------------|------|-------|
| I <sub>DD_VLPR</sub>  | Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code of while(1) loop executing from flash<br>• at 3.0 V     | —                     | 300                             | 745                              | μA   | 5, 4  |
| I <sub>DD_VLPW</sub>  | Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled<br>• at 3.0 V | —                     | 135                             | 496                              | μA   | 5     |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V<br>at 25 °C<br>at 50 °C<br>at 70 °C<br>at 85 °C<br>at 105 °C                                                                           | —<br>—<br>—<br>—<br>— | 345<br>357<br>392<br>438<br>551 | 490<br>827<br>869<br>927<br>1065 | μA   |       |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V<br>at 25 °C<br>at 50 °C<br>at 70 °C<br>at 85 °C<br>at 105 °C                                                            | —<br>—<br>—<br>—<br>— | 4.4<br>10<br>20<br>37<br>81     | 16<br>35<br>50<br>112<br>201     | μA   |       |
| I <sub>DD_LLS</sub>   | Low leakage stop mode current at 3.0 V<br>at 25 °C<br>at 50 °C<br>at 70 °C<br>at 85 °C<br>at 105 °C                                                               | —<br>—<br>—<br>—<br>— | 1.9<br>3.6<br>6.5<br>13<br>30   | 3.7<br>39<br>43<br>49<br>69      | μA   |       |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V<br>at 25 °C<br>at 50 °C<br>at 70 °C<br>at 85 °C<br>at 105 °C                                                        | —<br>—<br>—<br>—<br>— | 1.4<br>2.5<br>5.1<br>9.2<br>21  | 3.2<br>19<br>21<br>26<br>38      | μA   |       |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0V<br>at 25°C<br>at 50°C<br>at 70°C<br>at 85°C<br>at 105°C                                                              | —<br>—<br>—<br>—<br>— | 0.7<br>1.3<br>2.3<br>5.1<br>13  | 1.4<br>13<br>14<br>17<br>25      | μA   |       |

Table continues on the next page...

**Table 6. Low power mode peripheral adders — typical value (continued)**

| Symbol                     | Description                                                                                                                                                                                                                                                                           | Temperature (°C) |     |     |     |     |     | Unit |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----|-----|-----|-----|-----|------|
|                            |                                                                                                                                                                                                                                                                                       | -40              | 25  | 50  | 70  | 85  | 105 |      |
| I <sub>EREFSTEN32KHz</sub> | External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.                                                                                                                                     | 440              | 490 | 540 | 560 | 570 | 580 | nA   |
|                            |                                                                                                                                                                                                                                                                                       | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                            | VLLS1                                                                                                                                                                                                                                                                                 | 490              | 490 | 540 | 560 | 570 | 680 |      |
|                            | VLLS3                                                                                                                                                                                                                                                                                 | 510              | 560 | 560 | 560 | 610 | 680 |      |
|                            | LLS                                                                                                                                                                                                                                                                                   | 510              | 560 | 560 | 560 | 610 | 680 |      |
|                            | VLPS                                                                                                                                                                                                                                                                                  |                  |     |     |     |     |     |      |
|                            | STOP                                                                                                                                                                                                                                                                                  |                  |     |     |     |     |     |      |
| I <sub>CMP</sub>           | CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.                                                                                                 | 22               | 22  | 22  | 22  | 22  | 22  | μA   |
| I <sub>RTC</sub>           | RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.                                            | 432              | 357 | 388 | 475 | 532 | 810 | nA   |
| I <sub>UART</sub>          | UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.                                                                                       |                  |     |     |     |     |     | μA   |
|                            | MCGIRCLK (4MHz internal reference clock)                                                                                                                                                                                                                                              | 66               | 66  | 66  | 66  | 66  | 66  |      |
|                            | OSCERCLK (4MHz external crystal)                                                                                                                                                                                                                                                      | 214              | 237 | 246 | 254 | 260 | 268 |      |
| I <sub>TPM</sub>           | TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents. |                  |     |     |     |     |     | μA   |
|                            | MCGIRCLK (4MHz internal reference clock)                                                                                                                                                                                                                                              | 86               | 86  | 86  | 86  | 86  | 86  |      |
|                            | OSCERCLK (4MHz external crystal)                                                                                                                                                                                                                                                      | 235              | 256 | 265 | 274 | 280 | 287 |      |
| I <sub>BG</sub>            | Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.                                                                                                                                                                                                  | 45               | 45  | 45  | 45  | 45  | 45  | μA   |

Table continues on the next page...

## General

| Symbol                   | Description                                                                                     | Min. | Max. | Unit | Notes |
|--------------------------|-------------------------------------------------------------------------------------------------|------|------|------|-------|
| f <sub>LPTMR_ERCLK</sub> | LPTMR external reference clock                                                                  | —    | 16   | MHz  |       |
| f <sub>osc_hi_2</sub>    | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | —    | 16   | MHz  |       |
| f <sub>TPM</sub>         | TPM asynchronous clock                                                                          | —    | 8    | MHz  |       |
| f <sub>UART0</sub>       | UART0 asynchronous clock                                                                        | —    | 8    | MHz  |       |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

## 5.3.2 General Switching Specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

| Symbol | Description                                                                        | Min. | Max. | Unit             | Notes |
|--------|------------------------------------------------------------------------------------|------|------|------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path | 1.5  | —    | Bus clock cycles | 1     |
|        | External RESET and NMI pin interrupt pulse width — Asynchronous path               | 100  | —    | ns               | 2     |
|        | GPIO pin interrupt pulse width — Asynchronous path                                 | 16   | —    | ns               | 2     |
|        | Port rise and fall time                                                            | —    | 36   | ns               | 3     |

1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. 75 pF load

## 5.4 Thermal specifications

### 5.4.1 Thermal operating requirements

Table 9. Thermal operating requirements

| Symbol         | Description              | Min. | Max. | Unit |
|----------------|--------------------------|------|------|------|
| T <sub>J</sub> | Die junction temperature | −40  | 125  | °C   |
| T <sub>A</sub> | Ambient temperature      | −40  | 105  | °C   |

## 6.2 System modules

There are no specifications necessary for the device's system modules.

## 6.3 Clock modules

### 6.3.1 MCG specifications

Table 12. MCG specifications

| Symbol                          | Description                                                                                                                                        | Min.                               | Typ.      | Max.      | Unit                    | Notes       |
|---------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-----------|-----------|-------------------------|-------------|
| $f_{\text{ints\_ft}}$           | Internal reference frequency (slow clock) — factory trimmed at nominal $V_{\text{DD}}$ and 25 °C                                                   | —                                  | 32.768    | —         | kHz                     |             |
| $f_{\text{ints\_t}}$            | Internal reference frequency (slow clock) — user trimmed                                                                                           | 31.25                              | —         | 39.0625   | kHz                     |             |
| $\Delta f_{\text{dco\_res\_t}}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM                                     | —                                  | $\pm 0.3$ | $\pm 0.6$ | % $f_{\text{dco}}$      | 1           |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over voltage and temperature                                                               | —                                  | +0.5/-0.7 | $\pm 3$   | % $f_{\text{dco}}$      | 1, 2        |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0 - 70 °C                                      | —                                  | $\pm 0.4$ | $\pm 1.5$ | % $f_{\text{dco}}$      | 1, 2        |
| $f_{\text{intf\_ft}}$           | Internal reference frequency (fast clock) — factory trimmed at nominal $V_{\text{DD}}$ and 25 °C                                                   | —                                  | 4         | —         | MHz                     |             |
| $\Delta f_{\text{intf\_ft}}$    | Frequency deviation of internal reference clock (fast clock) over temperature and voltage --- factory trimmed at nominal $V_{\text{DD}}$ and 25 °C | —                                  | +1/-2     | $\pm 3$   | % $f_{\text{intf\_ft}}$ | 2           |
| $f_{\text{intf\_t}}$            | Internal reference frequency (fast clock) — user trimmed at nominal $V_{\text{DD}}$ and 25 °C                                                      | 3                                  | —         | 5         | MHz                     |             |
| $f_{\text{loc\_low}}$           | Loss of external clock minimum frequency — RANGE = 00                                                                                              | $(3/5) \times f_{\text{ints\_t}}$  | —         | —         | kHz                     |             |
| $f_{\text{loc\_high}}$          | Loss of external clock minimum frequency — RANGE = 01, 10, or 11                                                                                   | $(16/5) \times f_{\text{ints\_t}}$ | —         | —         | kHz                     |             |
| FLL                             |                                                                                                                                                    |                                    |           |           |                         |             |
| $f_{\text{fll\_ref}}$           | FLL reference frequency range                                                                                                                      |                                    | 31.25     | —         | 39.0625                 | kHz         |
| $f_{\text{dco}}$                | DCO output frequency range                                                                                                                         | Low range (DRS = 00)               | 20        | 20.97     | 25                      | MHz<br>3, 4 |
|                                 |                                                                                                                                                    | $640 \times f_{\text{fll\_ref}}$   |           |           |                         |             |
|                                 |                                                                                                                                                    | Mid range (DRS = 01)               | 40        | 41.94     | 48                      |             |
|                                 |                                                                                                                                                    | $1280 \times f_{\text{fll\_ref}}$  |           |           |                         |             |

Table continues on the next page...

## 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

### 6.3.2.1 Oscillator DC electrical specifications

**Table 13. Oscillator DC electrical specifications**

| Symbol      | Description                                                | Min. | Typ. | Max. | Unit | Notes |
|-------------|------------------------------------------------------------|------|------|------|------|-------|
| $V_{DD}$    | Supply voltage                                             | 1.71 | —    | 3.6  | V    |       |
| $I_{DDOSC}$ | Supply current — low-power mode (HGO=0)                    |      |      |      |      | 1     |
|             | • 32 kHz                                                   | —    | 500  | —    | nA   |       |
|             | • 4 MHz                                                    | —    | 200  | —    | μA   |       |
|             | • 8 MHz (RANGE=01)                                         | —    | 300  | —    | μA   |       |
|             | • 16 MHz                                                   | —    | 950  | —    | μA   |       |
|             | • 24 MHz                                                   | —    | 1.2  | —    | mA   |       |
|             | • 32 MHz                                                   | —    | 1.5  | —    | mA   |       |
| $I_{DDOSC}$ | Supply current — high gain mode (HGO=1)                    |      |      |      |      | 1     |
|             | • 32 kHz                                                   | —    | 25   | —    | μA   |       |
|             | • 4 MHz                                                    | —    | 400  | —    | μA   |       |
|             | • 8 MHz (RANGE=01)                                         | —    | 500  | —    | μA   |       |
|             | • 16 MHz                                                   | —    | 2.5  | —    | mA   |       |
|             | • 24 MHz                                                   | —    | 3    | —    | mA   |       |
|             | • 32 MHz                                                   | —    | 4    | —    | mA   |       |
| $C_x$       | EXTAL load capacitance                                     | —    | —    | —    |      | 2, 3  |
| $C_y$       | XTAL load capacitance                                      | —    | —    | —    |      | 2, 3  |
| $R_F$       | Feedback resistor — low-frequency, low-power mode (HGO=0)  | —    | —    | —    | MΩ   | 2, 4  |
|             | Feedback resistor — low-frequency, high-gain mode (HGO=1)  | —    | 10   | —    | MΩ   |       |
|             | Feedback resistor — high-frequency, low-power mode (HGO=0) | —    | —    | —    | MΩ   |       |
|             | Feedback resistor — high-frequency, high-gain mode (HGO=1) | —    | 1    | —    | MΩ   |       |

Table continues on the next page...

## 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 6.6 Analog

### 6.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

#### 6.6.1.1 12-bit ADC operating conditions

Table 19. 12-bit ADC operating conditions

| Symbol           | Description                    | Conditions                                                                                                     | Min.       | Typ. <sup>1</sup> | Max.       | Unit       | Notes |
|------------------|--------------------------------|----------------------------------------------------------------------------------------------------------------|------------|-------------------|------------|------------|-------|
| $V_{DDA}$        | Supply voltage                 | Absolute                                                                                                       | 1.71       | —                 | 3.6        | V          |       |
| $\Delta V_{DDA}$ | Supply voltage                 | Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )                                                                       | -100       | 0                 | +100       | mV         | 2     |
| $\Delta V_{SSA}$ | Ground voltage                 | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )                                                                       | -100       | 0                 | +100       | mV         | 2     |
| $V_{REFH}$       | ADC reference voltage high     |                                                                                                                | 1.13       | $V_{DDA}$         | $V_{DDA}$  | V          | 3     |
| $V_{REFL}$       | ADC reference voltage low      |                                                                                                                | $V_{SSA}$  | $V_{SSA}$         | $V_{SSA}$  | V          | 3     |
| $V_{ADIN}$       | Input voltage                  |                                                                                                                | $V_{REFL}$ | —                 | $V_{REFH}$ | V          |       |
| $C_{ADIN}$       | Input capacitance              | • 8-/10-/12-bit modes                                                                                          | —          | 4                 | 5          | pF         |       |
| $R_{ADIN}$       | Input resistance               |                                                                                                                | —          | 2                 | 5          | k $\Omega$ |       |
| $R_{AS}$         | Analog source resistance       | 12-bit modes<br>$f_{ADCK} < 4$ MHz                                                                             | —          | —                 | 5          | k $\Omega$ | 4     |
| $f_{ADCK}$       | ADC conversion clock frequency | $\leq$ 12-bit mode                                                                                             | 1.0        | —                 | 18.0       | MHz        | 5     |
| $C_{rate}$       | ADC conversion rate            | $\leq$ 12 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000     | —                 | 818.330    | Ksps       | 6     |

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.
3. For packages without dedicated VREFH and VREFL pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SSA}$ .
4. This resistance is external to MCU. The analog source resistance must be kept as low as possible to achieve the best results. The results in this data sheet were derived from a system which has  $< 8 \Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $< 1$  ns.
5. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
6. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#)




Figure 6. ADC input impedance equivalency diagram

### 6.6.1.2 12-bit ADC electrical characteristics

Table 20. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )



| Symbol         | Description                   | Conditions <sup>1</sup>                                                                                                                                          | Min.                     | Typ. <sup>2</sup>        | Max.                         | Unit                     | Notes                     |
|----------------|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--------------------------|------------------------------|--------------------------|---------------------------|
| $I_{DDA\_ADC}$ | Supply current                |                                                                                                                                                                  | 0.215                    | —                        | 1.7                          | mA                       | 3                         |
| $f_{ADACK}$    | ADC asynchronous clock source | <ul style="list-style-type: none"> <li>ADLPC = 1, ADHSC = 0</li> <li>ADLPC = 1, ADHSC = 1</li> <li>ADLPC = 0, ADHSC = 0</li> <li>ADLPC = 0, ADHSC = 1</li> </ul> | 1.2<br>2.4<br>3.0<br>4.4 | 2.4<br>4.0<br>5.2<br>6.2 | 3.9<br>6.1<br>7.3<br>9.5     | MHz<br>MHz<br>MHz<br>MHz | $t_{ADACK} = 1/f_{ADACK}$ |
|                | Sample Time                   | See Reference Manual chapter for sample times                                                                                                                    |                          |                          |                              |                          |                           |
| TUE            | Total unadjusted error        | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                         | —<br>—                   | ±4<br>±1.4               | ±6.8<br>±2.1                 | LSB <sup>4</sup>         | 5                         |
| DNL            | Differential non-linearity    | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                         | —<br>—                   | ±0.7<br>±0.2             | -1.1 to +1.9<br>-0.3 to 0.5  | LSB <sup>4</sup>         | 5                         |
| INL            | Integral non-linearity        | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                         | —<br>—                   | ±1.0<br>±0.5             | -2.7 to +1.9<br>-0.7 to +0.5 | LSB <sup>4</sup>         | 5                         |
| $E_{FS}$       | Full-scale error              | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                         | —<br>—                   | -4<br>-1.4               | -5.4<br>-1.8                 | LSB <sup>4</sup>         | $V_{ADIN} = V_{DDA}$<br>5 |

Table continues on the next page...

**Table 21. Comparator and 6-bit DAC electrical specifications (continued)**

| Symbol      | Description                                            | Min. | Typ. | Max. | Unit             |
|-------------|--------------------------------------------------------|------|------|------|------------------|
| $t_{DHS}$   | Propagation delay, high-speed mode (EN = 1, PMODE = 1) | 20   | 50   | 200  | ns               |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN = 1, PMODE = 0)  | 80   | 250  | 600  | ns               |
|             | Analog comparator initialization delay <sup>2</sup>    | —    | —    | 40   | $\mu$ s          |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)                      | —    | 7    | —    | $\mu$ A          |
| INL         | 6-bit DAC integral non-linearity                       | -0.5 | —    | 0.5  | LSB <sup>3</sup> |
| DNL         | 6-bit DAC differential non-linearity                   | -0.3 | —    | 0.3  | LSB              |


1. Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD} - 0.7$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$

**Figure 7. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V, PMODE = 0)****Figure 8. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V, PMODE = 1)**

**Table 26. SPI slave mode timing on slew rate enabled pads (continued)**


| Num. | Symbol       | Description                    | Min.                  | Max.              | Unit         | Note |
|------|--------------|--------------------------------|-----------------------|-------------------|--------------|------|
| 2    | $t_{SPSCK}$  | SPSCK period                   | $4 \times t_{periph}$ | —                 | ns           | 2    |
| 3    | $t_{Lead}$   | Enable lead time               | 1                     | —                 | $t_{periph}$ | —    |
| 4    | $t_{Lag}$    | Enable lag time                | 1                     | —                 | $t_{periph}$ | —    |
| 5    | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph} - 30$     | —                 | ns           | —    |
| 6    | $t_{SU}$     | Data setup time (inputs)       | 2                     | —                 | ns           | —    |
| 7    | $t_{HI}$     | Data hold time (inputs)        | 7                     | —                 | ns           | —    |
| 8    | $t_a$        | Slave access time              | —                     | $t_{periph}$      | ns           | 3    |
| 9    | $t_{dis}$    | Slave MISO disable time        | —                     | $t_{periph}$      | ns           | 4    |
| 10   | $t_v$        | Data valid (after SPSCK edge)  | —                     | 122               | ns           | —    |
| 11   | $t_{HO}$     | Data hold time (outputs)       | 0                     | —                 | ns           | —    |
| 12   | $t_{RI}$     | Rise time input                | —                     | $t_{periph} - 25$ | ns           | —    |
|      | $t_{FI}$     | Fall time input                |                       |                   |              |      |
| 13   | $t_{RO}$     | Rise time output               | —                     | 36                | ns           | —    |
|      | $t_{FO}$     | Fall time output               |                       |                   |              |      |

1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).
2.  $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state



NOTE: Not defined!

**Figure 11. SPI slave mode timing (CPHA = 0)**



**Figure 12. SPI slave mode timing (CPHA = 1)**

## 6.8.4 I<sup>2</sup>C

See General switching specifications.

## 6.8.5 UART

See General switching specifications.

# 7 Dimensions

## 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [www.freescale.com](http://www.freescale.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 32-pin QFN                               | 98ASA00473D                   |
| 48-pin QFN                               | 98ASA00466D                   |
| 64-pin LQFP                              | 98ASS23234W                   |
| 80-pin LQFP                              | 98ASS23174W                   |

## 8 Pinout

### 8.1 KL24 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

| 80<br>LQFP | 64<br>LQFP | 48<br>QFN | 32<br>QFN | Pin Name | Default                | ALT0                   | ALT1  | ALT2      | ALT3     | ALT4       | ALT5      | ALT6     | ALT7    |
|------------|------------|-----------|-----------|----------|------------------------|------------------------|-------|-----------|----------|------------|-----------|----------|---------|
| 1          | 1          | —         | 1         | PTE0     | DISABLED               |                        | PTE0  |           | UART1_TX | RTC_CLKOUT | CMPO_OUT  | I2C1_SDA |         |
| 2          | 2          | —         | —         | PTE1     | DISABLED               |                        | PTE1  | SPI1_MOSI | UART1_RX |            | SPI1_MISO | I2C1_SCL |         |
| 3          | —          | —         | —         | PTE2     | DISABLED               |                        | PTE2  | SPI1_SCK  |          |            |           |          |         |
| 4          | —          | —         | —         | PTE3     | DISABLED               |                        | PTE3  | SPI1_MISO |          |            | SPI1_MOSI |          |         |
| 5          | —          | —         | —         | PTE4     | DISABLED               |                        | PTE4  | SPI1_PCS0 |          |            |           |          |         |
| 6          | —          | —         | —         | PTE5     | DISABLED               |                        | PTE5  |           |          |            |           |          |         |
| 7          | 3          | 1         | —         | VDD      | VDD                    | VDD                    |       |           |          |            |           |          |         |
| 8          | 4          | 2         | 2         | VSS      | VSS                    | VSS                    |       |           |          |            |           |          |         |
| 9          | 5          | 3         | 3         | USB0_DP  | USB0_DP                | USB0_DP                |       |           |          |            |           |          |         |
| 10         | 6          | 4         | 4         | USB0_DM  | USB0_DM                | USB0_DM                |       |           |          |            |           |          |         |
| 11         | 7          | 5         | 5         | VOUT33   | VOUT33                 | VOUT33                 |       |           |          |            |           |          |         |
| 12         | 8          | 6         | 6         | VREGIN   | VREGIN                 | VREGIN                 |       |           |          |            |           |          |         |
| 13         | 9          | 7         | —         | PTE20    | ADC0_SE0               | ADC0_SE0               | PTE20 |           | TPM1_CH0 | UART0_TX   |           |          |         |
| 14         | 10         | 8         | —         | PTE21    | ADC0_SE4a              | ADC0_SE4a              | PTE21 |           | TPM1_CH1 | UART0_RX   |           |          |         |
| 15         | 11         | —         | —         | PTE22    | ADC0_SE3               | ADC0_SE3               | PTE22 |           | TPM2_CH0 | UART2_TX   |           |          |         |
| 16         | 12         | —         | —         | PTE23    | ADC0_SE7a              | ADC0_SE7a              | PTE23 |           | TPM2_CH1 | UART2_RX   |           |          |         |
| 17         | 13         | 9         | 7         | VDDA     | VDDA                   | VDDA                   |       |           |          |            |           |          |         |
| 18         | 14         | 10        | —         | VREFH    | VREFH                  | VREFH                  |       |           |          |            |           |          |         |
| 19         | 15         | 11        | —         | VREFL    | VREFL                  | VREFL                  |       |           |          |            |           |          |         |
| 20         | 16         | 12        | 8         | VSSA     | VSSA                   | VSSA                   |       |           |          |            |           |          |         |
| 21         | 17         | 13        | —         | PTE29    | CMPO_IN5/<br>ADC0_SE4b | CMPO_IN5/<br>ADC0_SE4b | PTE29 |           | TPM0_CH2 | TPM_CLKIN0 |           |          |         |
| 22         | 18         | 14        | 9         | PTE30    | ADC0_SE23/<br>CMPO_IN4 | ADC0_SE23/<br>CMPO_IN4 | PTE30 |           | TPM0_CH3 | TPM_CLKIN1 |           |          |         |
| 23         | 19         | —         | —         | PTE31    | DISABLED               |                        | PTE31 |           | TPM0_CH4 |            |           |          |         |
| 24         | 20         | 15        | —         | PTE24    | DISABLED               |                        | PTE24 |           | TPM0_CH0 |            | I2C0_SCL  |          |         |
| 25         | 21         | 16        | —         | PTE25    | DISABLED               |                        | PTE25 |           | TPM0_CH1 |            | I2C0_SDA  |          |         |
| 26         | 22         | 17        | 10        | PTA0     | SWD_CLK                |                        | PTA0  |           | TPM0_CH5 |            |           |          | SWD_CLK |
| 27         | 23         | 18        | 11        | PTA1     | DISABLED               |                        | PTA1  | UART0_RX  | TPM2_CH0 |            |           |          |         |
| 28         | 24         | 19        | 12        | PTA2     | DISABLED               |                        | PTA2  | UART0_TX  | TPM2_CH1 |            |           |          |         |


## Pinout

| 80<br>LQFP | 64<br>LQFP | 48<br>QFN | 32<br>QFN | Pin Name                       | Default   | ALT0      | ALT1                           | ALT2      | ALT3        | ALT4       | ALT5      | ALT6        | ALT7    |
|------------|------------|-----------|-----------|--------------------------------|-----------|-----------|--------------------------------|-----------|-------------|------------|-----------|-------------|---------|
| 29         | 25         | 20        | 13        | PTA3                           | SWD_DIO   |           | PTA3                           | I2C1_SCL  | TPM0_CH0    |            |           |             | SWD_DIO |
| 30         | 26         | 21        | 14        | PTA4                           | NMI_b     |           | PTA4                           | I2C1_SDA  | TPM0_CH1    |            |           |             | NMI_b   |
| 31         | 27         | —         | —         | PTA5                           | DISABLED  |           | PTA5                           | USB_CLKIN | TPM0_CH2    |            |           |             |         |
| 32         | 28         | —         | —         | PTA12                          | DISABLED  |           | PTA12                          |           | TPM1_CH0    |            |           |             |         |
| 33         | 29         | —         | —         | PTA13                          | DISABLED  |           | PTA13                          |           | TPM1_CH1    |            |           |             |         |
| 34         | —          | —         | —         | PTA14                          | DISABLED  |           | PTA14                          | SPI0_PCS0 | UART0_TX    |            |           |             |         |
| 35         | —          | —         | —         | PTA15                          | DISABLED  |           | PTA15                          | SPI0_SCK  | UART0_RX    |            |           |             |         |
| 36         | —          | —         | —         | PTA16                          | DISABLED  |           | PTA16                          | SPI0_MOSI |             |            | SPI0_MISO |             |         |
| 37         | —          | —         | —         | PTA17                          | DISABLED  |           | PTA17                          | SPI0_MISO |             |            | SPI0_MOSI |             |         |
| 38         | 30         | 22        | 15        | VDD                            | VDD       | VDD       |                                |           |             |            |           |             |         |
| 39         | 31         | 23        | 16        | VSS                            | VSS       | VSS       |                                |           |             |            |           |             |         |
| 40         | 32         | 24        | 17        | PTA18                          | EXTAL0    | EXTAL0    | PTA18                          |           | UART1_RX    | TPM_CLKIN0 |           |             |         |
| 41         | 33         | 25        | 18        | PTA19                          | XTAL0     | XTAL0     | PTA19                          |           | UART1_TX    | TPM_CLKIN1 |           | LPTMR0_ALT1 |         |
| 42         | 34         | 26        | 19        | RESET_b                        | RESET_b   |           | PTA20                          |           |             |            |           |             |         |
| 43         | 35         | 27        | 20        | PTB0/<br>LLWU_P5               | ADC0_SE8  | ADC0_SE8  | PTB0/<br>LLWU_P5               | I2C0_SCL  | TPM1_CH0    |            |           |             |         |
| 44         | 36         | 28        | 21        | PTB1                           | ADC0_SE9  | ADC0_SE9  | PTB1                           | I2C0_SDA  | TPM1_CH1    |            |           |             |         |
| 45         | 37         | 29        | —         | PTB2                           | ADC0_SE12 | ADC0_SE12 | PTB2                           | I2C0_SCL  | TPM2_CH0    |            |           |             |         |
| 46         | 38         | 30        | —         | PTB3                           | ADC0_SE13 | ADC0_SE13 | PTB3                           | I2C0_SDA  | TPM2_CH1    |            |           |             |         |
| 47         | —          | —         | —         | PTB8                           | DISABLED  |           | PTB8                           |           | EXTRG_IN    |            |           |             |         |
| 48         | —          | —         | —         | PTB9                           | DISABLED  |           | PTB9                           |           |             |            |           |             |         |
| 49         | —          | —         | —         | PTB10                          | DISABLED  |           | PTB10                          | SPI1_PCS0 |             |            |           |             |         |
| 50         | —          | —         | —         | PTB11                          | DISABLED  |           | PTB11                          | SPI1_SCK  |             |            |           |             |         |
| 51         | 39         | 31        | —         | PTB16                          | DISABLED  |           | PTB16                          | SPI1_MOSI | UART0_RX    | TPM_CLKIN0 | SPI1_MISO |             |         |
| 52         | 40         | 32        | —         | PTB17                          | DISABLED  |           | PTB17                          | SPI1_MISO | UART0_TX    | TPM_CLKIN1 | SPI1_MOSI |             |         |
| 53         | 41         | —         | —         | PTB18                          | DISABLED  |           | PTB18                          |           | TPM2_CH0    |            |           |             |         |
| 54         | 42         | —         | —         | PTB19                          | DISABLED  |           | PTB19                          |           | TPM2_CH1    |            |           |             |         |
| 55         | 43         | 33        | —         | PTC0                           | ADC0_SE14 | ADC0_SE14 | PTC0                           |           | EXTRG_IN    |            | CMP0_OUT  |             |         |
| 56         | 44         | 34        | 22        | PTC1/<br>LLWU_P6/<br>RTC_CLKIN | ADC0_SE15 | ADC0_SE15 | PTC1/<br>LLWU_P6/<br>RTC_CLKIN | I2C1_SCL  |             | TPM0_CH0   |           |             |         |
| 57         | 45         | 35        | 23        | PTC2                           | ADC0_SE11 | ADC0_SE11 | PTC2                           | I2C1_SDA  |             | TPM0_CH1   |           |             |         |
| 58         | 46         | 36        | 24        | PTC3/<br>LLWU_P7               | DISABLED  |           | PTC3/<br>LLWU_P7               |           | UART1_RX    | TPM0_CH2   | CLKOUT    |             |         |
| 59         | 47         | —         | —         | VSS                            | VSS       | VSS       |                                |           |             |            |           |             |         |
| 60         | 48         | —         | —         | VDD                            | VDD       | VDD       |                                |           |             |            |           |             |         |
| 61         | 49         | 37        | 25        | PTC4/<br>LLWU_P8               | DISABLED  |           | PTC4/<br>LLWU_P8               | SPI0_PCS0 | UART1_TX    | TPM0_CH3   |           |             |         |
| 62         | 50         | 38        | 26        | PTC5/<br>LLWU_P9               | DISABLED  |           | PTC5/<br>LLWU_P9               | SPI0_SCK  | LPTMR0_ALT2 |            |           | CMP0_OUT    |         |
| 63         | 51         | 39        | 27        | PTC6/<br>LLWU_P10              | CMP0_IN0  | CMP0_IN0  | PTC6/<br>LLWU_P10              | SPI0_MOSI | EXTRG_IN    |            | SPI0_MISO |             |         |

| 80<br>LQFP | 64<br>LQFP | 48<br>QFN | 32<br>QFN | Pin Name          | Default   | ALT0      | ALT1              | ALT2      | ALT3     | ALT4       | ALT5      | ALT6 | ALT7 |
|------------|------------|-----------|-----------|-------------------|-----------|-----------|-------------------|-----------|----------|------------|-----------|------|------|
| 64         | 52         | 40        | 28        | PTC7              | CMPO_IN1  | CMPO_IN1  | PTC7              | SPI0_MISO |          |            | SPI0_MOSI |      |      |
| 65         | 53         | —         | —         | PTC8              | CMPO_IN2  | CMPO_IN2  | PTC8              | I2C0_SCL  | TPM0_CH4 |            |           |      |      |
| 66         | 54         | —         | —         | PTC9              | CMPO_IN3  | CMPO_IN3  | PTC9              | I2C0_SDA  | TPM0_CH5 |            |           |      |      |
| 67         | 55         | —         | —         | PTC10             | DISABLED  |           | PTC10             | I2C1_SCL  |          |            |           |      |      |
| 68         | 56         | —         | —         | PTC11             | DISABLED  |           | PTC11             | I2C1_SDA  |          |            |           |      |      |
| 69         | —          | —         | —         | PTC12             | DISABLED  |           | PTC12             |           |          | TPM_CLKIN0 |           |      |      |
| 70         | —          | —         | —         | PTC13             | DISABLED  |           | PTC13             |           |          | TPM_CLKIN1 |           |      |      |
| 71         | —          | —         | —         | PTC16             | DISABLED  |           | PTC16             |           |          |            |           |      |      |
| 72         | —          | —         | —         | PTC17             | DISABLED  |           | PTC17             |           |          |            |           |      |      |
| 73         | 57         | 41        | —         | PTD0              | DISABLED  |           | PTD0              | SPI0_PCS0 |          | TPM0_CH0   |           |      |      |
| 74         | 58         | 42        | —         | PTD1              | ADC0_SE5b | ADC0_SE5b | PTD1              | SPI0_SCK  |          | TPM0_CH1   |           |      |      |
| 75         | 59         | 43        | —         | PTD2              | DISABLED  |           | PTD2              | SPI0_MOSI | UART2_RX | TPM0_CH2   | SPI0_MISO |      |      |
| 76         | 60         | 44        | —         | PTD3              | DISABLED  |           | PTD3              | SPI0_MISO | UART2_TX | TPM0_CH3   | SPI0_MOSI |      |      |
| 77         | 61         | 45        | 29        | PTD4/<br>LLWU_P14 | DISABLED  |           | PTD4/<br>LLWU_P14 | SPI1_PCS0 | UART2_RX | TPM0_CH4   |           |      |      |
| 78         | 62         | 46        | 30        | PTD5              | ADC0_SE6b | ADC0_SE6b | PTD5              | SPI1_SCK  | UART2_TX | TPM0_CH5   |           |      |      |
| 79         | 63         | 47        | 31        | PTD6/<br>LLWU_P15 | ADC0_SE7b | ADC0_SE7b | PTD6/<br>LLWU_P15 | SPI1_MOSI | UART0_RX |            | SPI1_MISO |      |      |
| 80         | 64         | 48        | 32        | PTD7              | DISABLED  |           | PTD7              | SPI1_MISO | UART0_TX |            | SPI1_MOSI |      |      |

## 8.2 KL24 Pinouts

The below figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.



**Figure 15. KL24 48-pin QFN pinout diagram**




Figure 16. KL24 32-pin QFN pinout diagram

## 9 Revision History

The following table provides a revision history for this document.

Table 27. Revision History

| Rev. No. | Date   | Substantial Changes                                                         |
|----------|--------|-----------------------------------------------------------------------------|
| 1        | 7/2012 | Initial NDA release.                                                        |
| 2        | 9/2012 | Completed all the TBDs, initial public release.                             |
| 3        | 9/2012 | Updated Signal Multiplexing and Pin Assignments table to add UART2 signals. |