### NXP USA Inc. - KMC8358CZUAGDGA Datasheet





#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	740-LBGA
Supplier Device Package	740-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmc8358czuagdga

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1.	Absolute	Maximum	Ratings <sup>1</sup>	(continued)
----------	----------	---------	----------------------	-------------

Characteristic	Symbol	Max Value	Unit	Notes
Storage temperature range	T <sub>STG</sub>	-55 to 150	°C	_

Notes:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- 3. Caution: OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- 4. **Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- 5. (M,L,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 3.
- 6. OV<sub>IN</sub> on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 4.

# 2.1.2 Power Supply Voltage Specification

This table provides the recommended operating conditions for the device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 2.	Recommended	Operating	Conditions
----------	-------------	-----------	------------

Characteristic	Symbol	Recommended Value	Unit	Notes
Core and PLL supply voltage for	V <sub>DD</sub> & AV <sub>DD</sub>	1.2 V ± 60 mV	V	1, 3
MPC8358 Device Part Number with Processor Frequency label of AD=266MHz and AG=400MHz & QUICC Engine Frequency label of E=300MHz & G=400MHz				
MPC8360 Device Part Number with Processor Frequency label of AG=400MHz and AJ=533MHz & QUICC Engine Frequency label of G=400MHz				
Core and PLL supply voltage for	V <sub>DD</sub> & AV <sub>DD</sub>	1.3 V ± 50 mV	V	1, 3
MPC8360 Device Part Number with Processor Frequency label of AL=667MHz and QUICC Engine Frequency label of H=500MHz				
DDR and DDR2 DRAM I/O supply voltage DDR DDR2	GV <sub>DD</sub>	2.5 V ± 125 mV 1.8 V ± 90 mV	V	_
Three-speed Ethernet I/O supply voltage	LV <sub>DD</sub> 0	3.3 V ± 330 mV 2.5 V ± 125 mV	V	_
Three-speed Ethernet I/O supply voltage	LV <sub>DD</sub> 1	3.3 V ± 330 mV 2.5 V ± 125 mV	V	_
Three-speed Ethernet I/O supply voltage	LV <sub>DD</sub> 2	3.3 V ± 330 mV 2.5 V ± 125 mV	V	—

Characteristic	Symbol	Recommended Value	Unit	Notes
PCI, local bus, DUART, system control and power management, $I^2C$ , SPI, and JTAG I/O voltage	OV <sub>DD</sub>	3.3 V ± 330 mV	V	_
Junction temperature	TJ	0 to 105 -40 to 105	°C	2

#### Table 2. Recommended Operating Conditions (continued)

Notes:

- 1. GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.
- The operating conditions for junction temperature, T<sub>J</sub>, on the 600/333/400 MHz and 500/333/500 MHz on rev. 2.0 silicon is 0° to 70 °C. Refer to Errata General9 in *Chip Errata for the MPC8360E, Rev. 1*.
- 3. For more information on Part Numbering, refer to Table 80.

This figure shows the undershoot and overshoot voltages at the interfaces of the device.



1. Note that  $t_{\mbox{interface}}$  refers to the clock period associated with the bus clock interface.

Figure 3. Overshoot/Undershoot Voltage for  $GV_{DD}/OV_{DD}/LV_{DD}$ 



Power Sequencing

# 2.2.1 Power-Up Sequencing

MPC8360E/58E does not require the core supply voltage ( $V_{DD}$  and  $AV_{DD}$ ) and I/O supply voltages ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) to be applied in any particular order. During the power ramp up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins are actively be driven and cause contention and excessive current from 3A to 5A. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see this figure.



Figure 5. Power Sequencing Example

I/O voltage supplies (GV<sub>DD</sub>, LV<sub>DD</sub>, and OV<sub>DD</sub>) do not have any ordering requirements with respect to one another.

## 2.2.2 Power-Down Sequencing

The MPC8360E/58E does not require the core supply voltage and I/O supply voltages to be powered down in any particular order.

# **3 Power Characteristics**

The estimated typical power dissipation values are shown in these tables.

Table 4. MPC8360E TBGA	<b>Core Power</b>	Dissipation <sup>1</sup>
------------------------	-------------------	--------------------------

Core Frequency (MHz)	CSB Frequency (MHz)	QUICC Engine Frequency (MHz)	Typical	Maximum	Unit	Notes
266	266	500	5.0	5.6	W	2, 3, 5
400	266	400	4.5	5.0	W	2, 3, 4
533	266	400	4.8	5.3	W	2, 3, 4
667	333	400	5.8	6.3	W	3, 6, 7, 8
500	333	500	5.9	6.4	W	3, 6, 7, 8





Table 4. MPC8360E TBGA Core Power Dissipation <sup>1</sup>	(continued)
--	-------------

Core Frequency (MHz)	CSB Frequency (MHz)	QUICC Engine Frequency (MHz)	Typical	Maximum	Unit	Notes
667	333	500	6.1	6.8	W	2, 3, 5, 9

#### Notes:

- 1. The values do not include I/O supply power (OV<sub>DD</sub>, LV<sub>DD</sub>, GV<sub>DD</sub>) or AV<sub>DD</sub>. For I/O power values, see Table 6.
- 2. Typical power is based on a voltage of V<sub>DD</sub> = 1.2 V or 1.3 V, a junction temperature of T<sub>J</sub> = 105°C, and a Dhrystone benchmark application.
- 3. Thermal solutions need to design to a value higher than typical power on the end application, T<sub>A</sub> target, and I/O power.
- 4. Maximum power is based on a voltage of V<sub>DD</sub> = 1.2 V, WC process, a junction T<sub>J</sub> = 105°C, and an artificial smoke test.
- Maximum power is based on a voltage of V<sub>DD</sub> = 1.3 V for applications that use 667 MHz (CPU)/500 (QE) with WC process, a junction T<sub>1</sub> = 105° C, and an artificial smoke test.
- 6. Typical power is based on a voltage of  $V_{DD}$  = 1.3 V, a junction temperature of  $T_J$  = 70° C, and a Dhrystone benchmark application.
- Maximum power is based on a voltage of V<sub>DD</sub> = 1.3 V for applications that use 667 MHz (CPU) or 500 (QE) with WC process, a junction T<sub>J</sub> = 70° C, and an artificial smoke test.
- 8. This frequency combination is only available for rev. 2.0 silicon.
- 9. This frequency combination is not available for rev. 2.0 silicon.

### Table 5. MPC8358E TBGA Core Power Dissipation<sup>1</sup>

Core Frequency (MHz)	CSB Frequency (MHz)	QUICC Engine Frequency (MHz)	Typical	Maximum	Unit	Notes
266	266	300	4.1	4.5	W	2, 3, 4
400	266	400	4.5	5.0	W	2, 3, 4

#### Notes:

- 1. The values do not include I/O supply power (OV<sub>DD</sub>,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see Table 6.
- Typical power is based on a voltage of V<sub>DD</sub> = 1.2 V, a junction temperature of T<sub>J</sub> = 105°C, and a Dhrystone benchmark application.
- 3. Thermal solutions need to design to a value higher than typical power on the end application, T<sub>A</sub> target, and I/O power.
- 4. Maximum power is based on a voltage of V<sub>DD</sub> = 1.2 V, WC process, a junction T<sub>J</sub> = 105°C, and an artificial smoke test.



#### DDR and DDR2 SDRAM AC Electrical Characteristics

This figure provides the AC test load for the DDR bus.



#### Figure 8. DDR AC Test Load

### Table 22. DDR and DDR2 SDRAM Measurement Conditions

Symbol	DDR	DDR2	Unit	Notes
V <sub>TH</sub>	MV <sub>REF</sub> ± 0.31 V	MV <sub>REF</sub> ± 0.25 V	V	1
V <sub>OUT</sub>	$0.5 \times \text{ GV}_{\text{DD}}$	$0.5 \times \text{ GV}_{\text{DD}}$	V	2

#### Notes:

1. Data input threshold measurement point.

2. Data output measurement point.

This figure shows the DDR SDRAM output timing diagram for source synchronous mode.



Figure 9. DDR SDRAM Output Timing Diagram for Source Synchronous Mode





This section describes the DC and AC electrical specifications for the DUART interface of the MPC8360E/58E.

# 7.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface of the device.

### Table 23. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit	Notes
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V	—
Low-level input voltage OV <sub>DD</sub>	V <sub>IL</sub>	-0.3	0.8	V	—
High-level output voltage, I <sub>OH</sub> = −100 μA	V <sub>OH</sub>	OV <sub>DD</sub> - 0.4	—	V	—
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	—	0.2	V	—
Input current (0 V ≰⁄ <sub>IN</sub> ≤OV <sub>DD</sub> )	I <sub>IN</sub>	—	±10	μA	1

#### Note:

1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

# 7.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface of the device.

Table 24.	DUART	AC T	iming	Speci	ifications
-----------	-------	------	-------	-------	------------

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	_
Maximum baud rate	>1,000,000	baud	1
Oversample rate	16	_	2

### Notes:

- 1. Actual attainable baud rate is limited by the latency of interrupt processing.
- 2. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each sixteenth sample.

# 8 UCC Ethernet Controller: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.

# 8.1 Three-Speed Ethernet Controller (10/100/1000 Mbps)— GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), MII (media independent interface), RMII (reduced media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The MII, RMII, GMII, and TBI interfaces are only defined for 3.3 V, while the RGMII and RTBI interfaces are only defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet



#### **Ethernet Management Interface Electrical Characteristics**

This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.



Figure 20. RGMII and RTBI AC Timing and Multiplexing Diagrams

# 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI, and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (10/100/1000 Mbps)— GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics."

### 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in this table.

Parameter	Symbol	Conditions		Conditions		Min	Мах	Unit
Supply voltage (3.3 V)	OV <sub>DD</sub>	—		_		2.97	3.63	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -1.0 \text{ mA}$	$OV_{DD} = Min$	2.10	OV <sub>DD</sub> + 0.3	V		
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA OV <sub>DD</sub> = Min		GND	0.50	V		
Input high voltage	V <sub>IH</sub>	—		2.00	—	V		
Input low voltage	V <sub>IL</sub>	—		—	0.80	V		
Input current	I <sub>IN</sub>	0 V ≤V <sub>IN</sub> ≤OV <sub>DD</sub>		—	±10	μA		

Table 36. MII Management DC Electrica	I Characteristics When Powered at 3.3 V
---------------------------------------	---



### 8.3.2 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

#### **Table 37. MII Management AC Timing Specifications**

At recommended operating conditions with  $LV_{DD}$  is 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
MDC frequency	f <sub>MDC</sub>	—	2.5	—	MHz	2
MDC period	t <sub>MDC</sub>	—	400	—	ns	—
MDC clock pulse width high	t <sub>MDCH</sub>	32	—	—	ns	_
MDC to MDIO delay	<sup>t</sup> мрткнрх <sup>t</sup> мрткнрv	10 —	_	 110	ns	3
MDIO to MDC setup time	t <sub>MDRDVKH</sub>	10	—	—	ns	—
MDIO to MDC hold time	t <sub>MDRDXKH</sub>	0	—	—	ns	—
MDC rise time	t <sub>MDCR</sub>	—	—	10	ns	—
MDC fall time	t <sub>MDHF</sub>	_	_	10	ns	

#### Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDRDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
  </sub>
- This parameter is dependent on the csb\_clk speed (that is, for a csb\_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb\_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
- 3. This parameter is dependent on the ce\_clk speed (that is, for a ce\_clk of 200 MHz, the delay is 90 ns and for a ce\_clk of 300 MHz, the delay is 63 ns).

This figure shows the MII management AC timing diagram.



Figure 21. MII Management Interface Timing Diagram



I2C AC Electrical Specifications

# 11.2 I<sup>2</sup>C AC Electrical Specifications

This table provides the AC timing parameters for the I<sup>2</sup>C interface of the device.

### Table 45. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 44).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz	2
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	_	μs	—
High period of the SCL clock	t <sub>I2CH</sub>	0.6	_	μs	—
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	_	μs	—
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	_	μs	_
Data setup time	t <sub>I2DVKH</sub>	100	_	ns	3
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	$\frac{1}{0^2}$	 0.9 <sup>3</sup>	μs	—
Rise time of both SDA and SCL signals	t <sub>I2CR</sub>	20 + 0.1 C <sub>b</sub> <sup>4</sup>	300	ns	—
Fall time of both SDA and SCL signals	t <sub>I2CF</sub>	20 + 0.1 C <sub>b</sub> <sup>4</sup>	300	ns	—
Set-up time for STOP condition	t <sub>I2PVKH</sub>	0.6	_	μs	—
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μs	—
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times \text{OV}_{\text{DD}}$	_	V	_
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times \text{OV}_{\text{DD}}$	_	V	_

#### Notes:

1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional</sub>

block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example,  $t_{I2DVKH}$  symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{I2SXKL}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the  $t_{I2C}$  clock reference (K) going to the low (L) state or hold time. Also,  $t_{I2PVKH}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the  $t_{I2C}$  clock reference (K) going to the low (L) state or hold time. Also,  $t_{I2PVKH}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

 The device provides a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal) to bridge the undefined region of the falling edge of SCL.

3. The maximum  $t_{12DVKH}$  has only to be met if the device does not stretch the LOW period ( $t_{12CL}$ ) of the SCL signal.

4. C<sub>B</sub> = capacitance of one bus line in pF.



This figure shows the PCI input AC timing conditions.



Figure 37. PCI Input AC Timing Measurement Conditions

This figure shows the PCI output AC timing conditions.



# 13 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8360E/58E.

# **13.1 Timers DC Electrical Characteristics**

This table provides the DC electrical characteristics for the device timer pins, including TIN, TOUT, TGATE, and RTC\_CLK.

**Table 49. Timers DC Electrical Characteristics** 

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	_	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 \ V \leq V_{IN} \leq OV_{DD}$	_	±10	μA



#### **SPI AC Timing Specifications**

Table 56.	SPI AC	Timing	Specifications <sup>1</sup>
-----------	--------	--------	-----------------------------

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
SPI inputs—Slave mode (external clock) input hold time	t <sub>NEIXKH</sub>	2	—	ns

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>NIKHOV</sub> symbolizes the NMSI outputs internal timing (NI) for the time t<sub>SPI</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).

This figure provides the AC test load for the SPI.



Figure 41. SPI AC Test Load

These figures represent the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.

### Figure 42. SPI AC Timing in Slave Mode (External Clock) Diagram

This figure shows the SPI timing in Master mode (internal clock).







**TDM/SI DC Electrical Characteristics** 

# 17 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8360E/58E.

# 17.1 TDM/SI DC Electrical Characteristics

This table provides the DC electrical characteristics for the device TDM/SI.

Table 57. TDM/SI DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.5	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	0 V ≤V <sub>IN</sub> ≤OV <sub>DD</sub>	—	±10	μA

# 17.2 TDM/SI AC Timing Specifications

This table provides the TDM/SI input and output AC timing specifications.

Table 58.	TDM/SI	AC	Timina	Sp	pecification	s1
						-

Characteristic	Symbol <sup>2</sup>	Min	Max <sup>3</sup>	Unit
TDM/SI outputs—External clock delay	t <sub>SEKHOV</sub>	2	10	ns
TDM/SI outputs—External clock high impedance	t <sub>SEKHOX</sub>	2	10	ns
TDM/SI inputs—External clock input setup time	t <sub>SEIVKH</sub>	5	_	ns
TDM/SI inputs—External clock input hold time	t <sub>SEIXKH</sub>	2	_	ns

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>SEKHOX</sub> symbolizes the TDM/SI outputs external timing (SE) for the time t<sub>TDM/SI</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
  </sub>
- 3. Timings are measured from the positive or negative edge of the clock, according to SIxMR [CE] and SITXCEI[TXCEIx]. Refer *MPC8360E Integrated Communications Processor Reference Manual* for more details.

This figure provides the AC test load for the TDM/SI.



Figure 44. TDM/SI AC Test Load

Figure 45 represents the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.



**Pinout Listings** 

### Table 66. MPC8360E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
No Connect					
NC	AM20, AU19	—	—	—	

Notes:

- 1. This pin is an open drain signal. A weak pull-up resistor (1 kΩ) should be placed on this pin to OV<sub>DD</sub>
- 2. This pin is an open drain signal. A weak pull-up resistor (2–10 kΩ) should be placed on this pin to OV<sub>DD</sub>.
- 3. This output is actively driven during reset rather than being three-stated during reset.
- 4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 5. This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI specifications recommendation.
- 6. These are On Die Termination pins, used to control DDR2 memories internal termination resistance.
- 7. This pin must always be tied to GND.
- 8. This pin must always be left not connected.
- 9. Refer to MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual section on "RGMII Pins," for information about the two UCC2 Ethernet interface options.
- 10.It is recommended that MDIC0 be tied to GND using an 18.2  $\Omega$  resistor and MDIC1 be tied to DDR power using an 18.2  $\Omega$  resistor for DDR2.

This table shows the pin list of the MPC8358E TBGA package.

### Table 67. MPC8358E TBGA Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	DDR SDRAM Memory Controller Interface			
MEMC1_MDQ[0:63]	AJ34, AK33, AL33, AL35, AJ33, AK34, AK32, AM36, AN37, AN35, AR34, AT34, AP37, AP36, AR36, AT35, AP34, AR32, AP32, AM31, AN33, AM34, AM33, AM30, AP31, AM27, AR30, AT32, AN29, AP29, AN27, AR29, AN8, AN7, AM8, AM6, AP9, AN9, AT7, AP7, AU6, AP6, AR4, AR3, AT6, AT5, AR5, AT3, AP4, AM5, AP3, AN3, AN5, AL5, AN4, AM2, AL2, AH5, AK3, AJ2, AJ3, AH4, AK4, AH3	I/O	GV <sub>DD</sub>	_
MEMC_MECC[0:4]/MSRCID[0:4]	AP24, AN22, AM19, AN19, AM24	I/O	GV <sub>DD</sub>	—
MEMC_MECC[5]/MDVAL	AM23	I/O	GV <sub>DD</sub>	—
MEMC_MECC[6:7]	AM22, AN18	I/O	GV <sub>DD</sub>	—
MEMC_MDM[0:8]	AL36, AN34, AP33, AN28,AT9, AU4, AM3, AJ6,AP27	0	GV <sub>DD</sub>	
MEMC_MDQS[0:8]	AK35, AP35, AN31, AM26,AT8, AU3, AL4, AJ5, AP26	I/O	GV <sub>DD</sub>	—
MEMC_MBA[0:1]	AU29, AU30	0	GV <sub>DD</sub>	
MEMC_MBA[2]	AT30	0	GV <sub>DD</sub>	—
MEMC_MA[0:14]	AU21, AP22, AP21, AT21, AU25, AU26, AT23, AR26, AU24, AR23, AR28, AU23, AR22, AU20, AR18	0	GV <sub>DD</sub>	
MEMC_MODT[0:3]	AG33, AJ36, AT1, AK2	0	GV <sub>DD</sub>	6



### Table 67. MPC8358E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MWE	AT26	0	GV <sub>DD</sub>	—
MEMC_MRAS	AT29	0	GV <sub>DD</sub>	—
MEMC_MCAS	AT24	0	GV <sub>DD</sub>	—
MEMC_MCS[0:3]	AU27, AT27, AU8, AU7	0	GV <sub>DD</sub>	—
MEMC_MCKE[0:1]	AL32, AU33	0	GV <sub>DD</sub>	3
MEMC_MCK[0:5]	AK37, AT37, AN1, AR2, AN25, AK1	0	GV <sub>DD</sub>	—
MEMC_MCK[0:5]	AL37, AT36, AP2, AT2, AN24, AL1	0	GV <sub>DD</sub>	—
MDIC[0:1]	AH6, AP30	I/O	GV <sub>DD</sub>	11
	PCI			
PCI_INTA/IRQ_OUT/CE_PF[5]	A20	I/O	LV <sub>DD</sub> 2	2
PCI_RESET_OUT/CE_PF[6]	E19	I/O	LV <sub>DD</sub> 2	—
PCI_AD[31:30]/CE_PG[31:30]	D20, D21	I/O	LV <sub>DD</sub> 2	—
PCI_AD[29:25]/CE_PG[29:25]	A24, B23, C23, E23, A26	I/O	OV <sub>DD</sub>	—
PCI_AD[24]/CE_PG[24]	B21	I/O	LV <sub>DD</sub> 2	—
PCI_AD[23:0]/CE_PG[23:0]	C24, C25, D25, B25, E24, F24, A27, A28, F27, A30, C30, D30, E29, B31, C31, D31, D32, A32, C33, B33, F30, E31, A34, D33	I/O	OV <sub>DD</sub>	_
PCI_C/BE[3:0]/CE_PF[10:7]	E22, B26, E28, F28	I/O	OV <sub>DD</sub>	—
PCI_PAR/CE_PF[11]	D28	I/O	OV <sub>DD</sub>	—
PCI_FRAME/CE_PF[12]	D26	I/O	OV <sub>DD</sub>	5
PCI_TRDY/CE_PF[13]	C27	I/O	OV <sub>DD</sub>	5
PCI_IRDY/CE_PF[14]	C28	I/O	OV <sub>DD</sub>	5
PCI_STOP/CE_PF[15]	B28	I/O	OV <sub>DD</sub>	5
PCI_DEVSEL/CE_PF[16]	E26	I/O	OV <sub>DD</sub>	5
PCI_IDSEL/CE_PF[17]	F22	I/O	OV <sub>DD</sub>	—
PCI_SERR/CE_PF[18]	B29	I/O	OV <sub>DD</sub>	5
PCI_PERR/CE_PF[19]	A29	I/O	OV <sub>DD</sub>	5
PCI_REQ[0]/CE_PF[20]	F19	I/O	LV <sub>DD</sub> 2	—
PCI_REQ[1]/CPCI_HS_ES/ CE_PF[21]	A21	I/O	LV <sub>DD</sub> 2	-
PCI_REQ[2]/CE_PF[22]	C21	I/O	LV <sub>DD</sub> 2	—
PCI_GNT[0]/CE_PF[23]	E20	I/O	LV <sub>DD</sub> 2	—
PCI_GNT[1]/CPCI1_HS_LED/ CE_PF[24]	B20	I/O	LV <sub>DD</sub> 2	—
PCI_GNT[2]/CPCI1_HS_ENUM/ CE_PF[25]	C20	I/O	LV <sub>DD</sub> 2	_



### Table 67. MPC8358E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
PCI_MODE	D36	I	OV <sub>DD</sub>			
M66EN/CE_PF[4]	B37	I/O	OV <sub>DD</sub>			
	Local Bus Controller Interface					
LAD[0:31]	N32, N33, N35, N36, P37, P32, P34, R36, R35, R34, R33, T37, T35, T34, T33, U37, T32, U36, U34, V36, V35, W37, W35, V33, V32, W34, Y36, W32, AA37, Y33, AA35, AA34	I/O	OV <sub>DD</sub>	_		
LDP[0]/CKSTOP_OUT	AB37	I/O	$OV_{DD}$	_		
LDP[1]/CKSTOP_IN	AB36	I/O	OV <sub>DD</sub>	_		
LDP[2]/LCS[6]	AB35	I/O	OV <sub>DD</sub>	_		
LDP[3]/LCS[7]	AA33	I/O	OV <sub>DD</sub>			
LA[27:31]	AC37, AA32, AC36, AC34, AD36	0	OV <sub>DD</sub>			
LCS[0:5]	AD33, AG37, AF34, AE33, AD32, AH37	0	OV <sub>DD</sub>			
LWE[0:3]/LSDDQM[0:3]/LBS[0:3]	AG35, AG34, AH36, AE32	0	OV <sub>DD</sub>			
LBCTL	AD35	0	OV <sub>DD</sub>			
LALE	M37	0	OV <sub>DD</sub>			
LGPL0/LSDA10/cfg_reset_source0	AB32	I/O	OV <sub>DD</sub>			
LGPL1/LSDWE/cfg_reset_source1	AE37	I/O	OV <sub>DD</sub>			
LGPL2/LSDRAS/LOE	AC33	0	OV <sub>DD</sub>			
LGPL3/LSDCAS/cfg_reset_source2	AD34	I/O	OV <sub>DD</sub>			
LGPL4/LGTA/LUPWAIT/LPBSE	AE35	I/O	OV <sub>DD</sub>	_		
LGPL5/cfg_clkin_div	AF36	I/O	OV <sub>DD</sub>	_		
LCKE	G36	0	OV <sub>DD</sub>			
LCLK[0]	J33	0	OV <sub>DD</sub>	_		
LCLK[1]/LCS[6]	J34	0	OV <sub>DD</sub>	_		
LCLK[2]/LCS[7]	G37	0	OV <sub>DD</sub>			
LSYNC_OUT	F34	0	OV <sub>DD</sub>			
LSYNC_IN	G35	I	OV <sub>DD</sub>			
Programmable Interrupt Controller						
MCP_OUT	E34	0	OV <sub>DD</sub>	2		
IRQ0/MCP_IN	C37	I	OV <sub>DD</sub>	_		
IRQ[1]/M1SRCID[4]/M2SRCID[4]/ LSRCID[4]	F35	I/O	$OV_{DD}$			
IRQ[2]/M1DVAL/M2DVAL/LDVAL	F36	I/O	OV <sub>DD</sub>	_		
IRQ[3]/CORE_SRESET	H34	I/O	$OV_{DD}$			



### Table 67. MPC8358E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
IRQ[4:5]	G33, G32	I/O	OV <sub>DD</sub>	—
IRQ[6]/LCS[6]/CKSTOP_OUT	E35	I/O	OV <sub>DD</sub>	—
IRQ[7]/LCS[7]/CKSTOP_IN	H36	I/O	OV <sub>DD</sub>	—
	DUART			
UART1_SOUT/M1SRCID[0]/ M2SRCID[0]/LSRCID[0]	E32	0	OV <sub>DD</sub>	_
UART1_SIN/M1SRCID[1]/ M2SRCID[1]/LSRCID[1]	B34	I/O	OV <sub>DD</sub>	
UART1_CTS/M1SRCID[2]/ M2SRCID[2]/LSRCID[2]	C34	I/O	OV <sub>DD</sub>	
UART1_RTS/M1SRCID[3]/ M2SRCID[3]/LSRCID[3]	A35	0	OV <sub>DD</sub>	_
	I <sup>2</sup> C Interface			<u> </u>
IIC1_SDA	D34	I/O	OV <sub>DD</sub>	2
IIC1_SCL	B35	I/O	OV <sub>DD</sub>	2
IIC2_SDA	E33	I/O	OV <sub>DD</sub>	2
IIC2_SCL	C35	I/O	OV <sub>DD</sub>	2
	QUICC Engine			
CE_PA[0]	F8	I/O	LV <sub>DD0</sub>	—
CE_PA[1:2]	AH1, AG5	I/O	OV <sub>DD</sub>	—
CE_PA[3:7]	F6, D4, C3, E5, A3	I/O	LV <sub>DD</sub> 0	—
CE_PA[8]	AG3	I/O	OV <sub>DD</sub>	—
CE_PA[9:12]	F7, B3, E6, B4	I/O	LV <sub>DD</sub> 0	—
CE_PA[13:14]	AG1, AF6	I/O	OV <sub>DD</sub>	—
CE_PA[15]	B2	I/O	LV <sub>DD</sub> 0	—
CE_PA[16]	AF4	I/O	OV <sub>DD</sub>	—
CE_PA[17:21]	B16, A16, E17, A17, B17	I/O	LV <sub>DD</sub> 1	—
CE_PA[22]	AF3	I/O	OV <sub>DD</sub>	—
CE_PA[23:26]	C18, D18, E18, A18	I/O	LV <sub>DD</sub> 1	—
CE_PA[27:28]	AF2, AE6	I/O	OV <sub>DD</sub>	—
CE_PA[29]	B19	I/O	LV <sub>DD</sub> 1	—
CE_PA[30]	AE5	I/O	$OV_{DD}$	—
CE_PA[31]	F16	I/O	LV <sub>DD</sub> 1	—



Core PLL Configuration

# 21.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). This table shows the encodings for RCWL[COREPLL]. COREPLL values not listed in this table should be considered reserved.

RCWL[COREPLL]		core_clk:csb_clk	VCO dividor	
0–1	2–5	6	Ratio	
nn	0000	n	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)
00	0001	0	1:1	÷2
01	0001	0	1:1	÷4
10	0001	0	1:1	÷8
11	0001	0	1:1	÷8
00	0001	1	1.5:1	÷2
01	0001	1	1.5:1	÷4
10	0001	1	1.5:1	÷8
11	0001	1	1.5:1	÷8
00	0010	0	2:1	÷2
01	0010	0	2:1	÷4
10	0010	0	2:1	÷8
11	0010	0	2:1	÷8
00	0010	1	2.5:1	÷2
01	0010	1	2.5:1	÷4
10	0010	1	2.5:1	÷8
11	0010	1	2.5:1	÷8
00	0011	0	3:1	÷2
01	0011	0	3:1	÷4
10	0011	0	3:1	÷8
11	0011	0	3:1	÷8

### Table 73. e300 Core PLL Configuration

### NOTE

Core VCO frequency = Core frequency  $\times$  VCO divider. The VCO divider (RCWL[COREPLL[0:1]]) must be set properly so that the core VCO frequency is in the range of 800–1800 MHz. Having a core frequency below the CSB frequency is not a possible option because the core frequency must be equal to or greater than the CSB frequency.



# 21.3 QUICC Engine Block PLL Configuration

The QUICC Engine block PLL is controlled by the RCWL[CEPMF], RCWL[CEPDF], and RCWL[CEVCOD] parameters. This table shows the multiplication factor encodings for the QUICC Engine block PLL.

RCWL[CEPMF]	RCWL[CEPDF]	QUICC Engine PLL Multiplication Factor = RCWL[CEPMF]/ (1 + RCWL[CEPDF])
00000	0	× 16
00001	0	Reserved
00010	0	× 2
00011	0	× 3
00100	0	× 4
00101	0	× 5
00110	0	× 6
00111	0	× 7
01000	0	× 8
01001	0	× 9
01010	0	× 10
01011	0	× 11
01100	0	× 12
01101	0	× 13
01110	0	× 14
01111	0	× 15
10000	0	× 16
10001	0	× 17
10010	0	× 18
10011	0	× 19
10100	0	× 20
10101	0	× 21
10110	0	× 22
10111	0	× 23
11000	0	× 24
11001	0	× 25
11010	0	× 26
11011	0	× 27
11100	0	× 28

Table 74. QUICC Engine Block PLL Multiplication Factors



### Table 77. Package Thermal Characteristics for the TBGA Package (continued)

Characteristic	Symbol	Value	Unit	Notes
Junction-to-package natural convection on top	ΨJT	1	° C/W	6

Notes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 and SEMI G38-87 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal. 1 m/sec is approximately equal to 200 linear feet per minute (LFM).
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

# 22.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See Table 6 for typical power dissipations values.

# 22.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_J$  = junction temperature (° C)

 $T_A$  = ambient temperature for the package (° C)

 $R_{\theta IA}$  = junction-to-ambient thermal resistance (° C/W)

 $P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

### 22.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. Additionally, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device. At a known board temperature, the junction temperature is estimated using the following equation:



**Configuration Pin Muxing** 



Figure 57. Driver Impedance Measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = 1/(1/R_1 + 1/R_2)) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

This table summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105° C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI	DDR DRAM	Symbol	Unit
R <sub>N</sub>	42 Target	25 Target	20 Target	Z <sub>0</sub>	W
R <sub>P</sub>	42 Target	25 Target	20 Target	Z <sub>0</sub>	W
Differential	NA	NA	NA	Z <sub>DIFF</sub>	W

**Table 79. Impedance Characteristics** 

**Note:** Nominal supply voltages. See Table 1,  $T_J = 105^{\circ}$  C.

# 23.6 Configuration Pin Muxing

The device provides the user with power-on configuration options that can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$ on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.