## NXP USA Inc. - KMPC8358VVAGDGA Datasheet





#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	740-LBGA
Supplier Device Package	740-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8358vvagdga

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Eight TDM interfaces on the MPC8360E and four TDM interfaces on the MPC8358E with 1-bit mode for E3/T3 rates in clear channel
- Sixteen independent baud rate generators and 30 input clock pins for supplying clocks to UCC and MCC serial channels (MCC is only available on the MPC8360E)
- Four independent 16-bit timers that can be interconnected as four 32-bit timers
- Interworking functionality:
  - Layer 2 10/100-Base T Ethernet switch
  - ATM-to-ATM switching (AAL0, 2, 5)
  - Ethernet-to-ATM switching with L3/L4 support
  - PPP interworking
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, 802.11i®, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs).
  - Public key execution unit (PKEU) supporting the following:
    - RSA and Diffie-Hellman
    - Programmable field size up to 2048 bits
    - Elliptic curve cryptography
    - F2m and F(p) modes
    - Programmable field size up to 511 bits
  - Data encryption standard execution unit (DEU)
    - DES, 3DES
    - Two key (K1, K2) or three key (K1, K2, K3)
    - ECB and CBC modes for both DES and 3DES
  - Advanced encryption standard unit (AESU)
  - Implements the Rinjdael symmetric key cipher
  - Key lengths of 128, 192, and 256 bits, two key
  - ECB, CBC, CCM, and counter modes
  - ARC four execution unit (AFEU)
    - Implements a stream cipher compatible with the RC4 algorithm
    - 40- to 128-bit programmable key
  - Message digest execution unit (MDEU)
    - SHA with 160-, 224-, or 256-bit message digest
    - MD5 with 128-bit message digest
    - HMAC with either SHA or MD5 algorithm
  - Random number generator (RNG)
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Static and/or dynamic assignment of crypto-execution units via an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
  - Storage/NAS XOR parity generation accelerator for RAID applications
- Dual DDR SDRAM memory controllers on the MPC8360E and a single DDR SDRAM memory controller on the MPC8358E
  - Programmable timing supporting both DDR1 and DDR2 SDRAM
  - On the MPC8360E, the DDR buses can be configured as two 32-bit buses or one 64-bit bus; on the MPC8358E, the DDR bus can be configured as a 32- or 64-bit bus
  - 32- or 64-bit data interface, up to 333 MHz (for the MPC8360E) and 266 MHz (for the MPC8358E) data rate
  - Four banks of memory, each up to 1 Gbyte



- Programmable highest priority request
- Four groups of interrupts with programmable priority
- External and internal interrupts directed to communication processor
- Redirects interrupts to external INTA pin when in core disable mode
- Unique vector number for each interrupt source
- Dual industry-standard I<sup>2</sup>C interfaces
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
  - System initialization data is optionally loaded from I<sup>2</sup>C-1 EPROM by boot sequencer embedded hardware
- DMA controller
  - Four independent virtual channels
  - Concurrent execution across multiple channels with programmable bandwidth control
  - All channels accessible by local core and remote PCI masters
  - Misaligned transfer capability
  - Data chaining and direct mode
  - Interrupt on completed segment and chain
  - DMA external handshake signals: DMA\_DREQ[0:3]/DMA\_DACK[0:3]/DMA\_DONE[0:3]. There is one set for each DMA channel. The pins are multiplexed to the parallel IO pins with other QE functions.
- DUART
  - Two 4-wire interfaces (RxD, TxD, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- System timers
  - Periodic interrupt timer
  - Real-time clock
  - Software watchdog timer
  - Eight general-purpose timers
- IEEE Std. 1149.1<sup>™</sup>-compliant, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8360E/58E. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

Characteristic	Symbol	Recommended Value	Unit	Notes
PCI, local bus, DUART, system control and power management, $I^2C$ , SPI, and JTAG I/O voltage	OV <sub>DD</sub>	3.3 V ± 330 mV	V	_
Junction temperature	TJ	0 to 105 -40 to 105	°C	2

## Table 2. Recommended Operating Conditions (continued)

Notes:

- 1. GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.
- The operating conditions for junction temperature, T<sub>J</sub>, on the 600/333/400 MHz and 500/333/500 MHz on rev. 2.0 silicon is 0° to 70 °C. Refer to Errata General9 in *Chip Errata for the MPC8360E, Rev. 1*.
- 3. For more information on Part Numbering, refer to Table 80.

This figure shows the undershoot and overshoot voltages at the interfaces of the device.



1. Note that  $t_{\mbox{interface}}$  refers to the clock period associated with the bus clock interface.

Figure 3. Overshoot/Undershoot Voltage for  $GV_{DD}/OV_{DD}/LV_{DD}$ 



## **Power Sequencing**

This table shows the estimated typical I/O power dissipation for the device.

Interface	Parameter	GV <sub>DD</sub> (1.8 V)	GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Unit	Comments
DDR I/O	200 MHz, 1 $\times$ 32 bits	0.3	0.46	_	_	—	W	—
$R_s = 20 \Omega$	200 MHz, 1 $\times$ 64 bits	0.4	0.58		_	—	W	—
$R_t = 50 \Omega$	200 MHz, $2 \times 32$ bits	0.6	0.92	_	_	—	W	_
	266 MHz, 1 $\times$ 32 bits	0.35	0.56	_	_	—	W	_
	266 MHz, 1 $\times$ 64 bits	0.46	0.7	_	_	—	W	_
	266 MHz, $2 \times 32$ bits	0.7	1.11		—	—	W	_
	333 MHz, 1 $\times$ 32 bits	0.4	0.65	_	_	—	W	_
	333 MHz, 1 $\times$ 64 bits	0.53	0.82		—	—	W	_
	333 MHz, $2 \times 32$ bits	0.81	1.3		—	—	W	_
Local Bus I/O	133 MHz, 32 bits	—	—	0.22	_	_	W	_
3 pairs of clocks	83 MHz, 32 bits	—	—	0.14	—	—	W	—
	66 MHz, 32 bits	—	—	0.12	—	—	W	_
	50 MHz, 32 bits	—	—	0.09	—	—	W	_
PCI I/O	33 MHz, 32 bits	—	—	0.05	—	—	W	_
Load = 30 pF	66 MHz, 32 bits	—	—	0.07	—	—	W	—
10/100/1000	MII or RMII	—	—	_	0.01	—	W	Multiply by
Load = 20 pF	GMII or TBI	—	—	_	0.04	—	W	interfaces used.
	RGMII or RTBI	—	—	—	—	0.04	W	
Other I/O	_	—	_	0.1	—	—	W	_

Table 6. Estimated Typical I/O Power Dissipation

## 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8360E/58E.

## NOTE

The rise/fall time on QUICC Engine block input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of  $V_{DD}$ ; fall time refers to transitions from 90% to 10% of  $V_{DD}$ .

**DC Electrical Characteristics** 



## 4.1 DC Electrical Characteristics

This table provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the device.

|--|

Parameter Condition		Symbol	Min	Мах	Unit
Input high voltage	—	V <sub>IH</sub>	2.7	OV <sub>DD</sub> + 0.3	V
Input low voltage	—	V <sub>IL</sub>	-0.3	0.4	V
CLKIN input current	0 V ≤V <sub>IN</sub> ≤OV <sub>DD</sub>	I <sub>IN</sub>	—	±10	μA
PCI_SYNC_IN input current	0 V ≤V <sub>IN</sub> ≤0.5V or OV <sub>DD</sub> – 0.5V ≤V <sub>IN</sub> ≤OV <sub>DD</sub>	I <sub>IN</sub>	_	±10	μΑ
PCI_SYNC_IN input current	0.5 V ≤V <sub>IN</sub> ≤OV <sub>DD</sub> – 0.5 V	I <sub>IN</sub>	—	±100	μA

## 4.2 AC Electrical Characteristics

The primary clock source for the device can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. This table provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the device.

Table 8.	CLKIN	AC	Timing	<b>Specifications</b>
----------	-------	----	--------	-----------------------

Parameter/Condition	Symbol	Min	Typical	Мах	Unit	Notes
CLKIN/PCI_CLK frequency	f <sub>CLKIN</sub>	—	—	66.67	MHz	1
CLKIN/PCI_CLK cycle time	t <sub>CLKIN</sub>	15	—	_	ns	—
CLKIN/PCI_CLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	2.3	ns	2
CLKIN/PCI_CLK duty cycle	t <sub>KHK</sub> /t <sub>CLKIN</sub>	40	—	60	%	3
CLKIN/PCI_CLK jitter	—	—	—	±150	ps	4, 5

### Notes:

- 1. **Caution:** The system, core, USB, security, and 10/100/1000 Ethernet must not exceed their respective maximum or minimum operating frequencies.
- 2. Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 V and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter-short term and long term-and is guaranteed by design.
- 5. The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

## 4.3 Gigabit Reference Clock Input Timing

This table provides the Gigabit reference clocks (GTX\_CLK125) AC timing specifications.

## Table 9. GTX\_CLK125 AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> = 2.5  $\pm$  0.125 mV/ 3.3 V  $\pm$  165 mV

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
GTX_CLK125 frequency	t <sub>G125</sub>	_	125	_	MHz	_
GTX_CLK125 cycle time	t <sub>G125</sub>	_	8		ns	



#### DDR and DDR2 SDRAM AC Electrical Characteristics

This table provides the input AC timing specifications for the DDR SDRAM interface when  $GV_{DD}(typ) = 2.5 \text{ V}$ .

## Table 19. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

Parameter	Symbol Min		Мах	Unit	Notes
AC input low voltage	V <sub>IL</sub>	—	MV <sub>REF</sub> – 0.31	V	—
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.31	_	V	_

## Table 20. DDR and DDR2 SDRAM Input AC Timing Specifications Mode

At recommended operating conditions with  $GV_{DD}$  of (1.8 or 2.5 V) ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
MDQS—MDQ/MECC input skew per byte 333 MHz 266 MHz 200 MHz	t <sub>DISKEW</sub>	-750 -1125 -1250	750 1125 1250	ps	1, 2

### Notes:

1. AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.

Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if 0 ≤n ≤7) or ECC (MECC[{0...7}] if n = 8).

This figure shows the input timing diagram for the DDR controller.



Figure 6. DDR Input Timing Diagram



#### DDR and DDR2 SDRAM AC Electrical Characteristics

This figure provides the AC test load for the DDR bus.



## Figure 8. DDR AC Test Load

## Table 22. DDR and DDR2 SDRAM Measurement Conditions

Symbol	DDR	DDR2	Unit	Notes
V <sub>TH</sub>	MV <sub>REF</sub> ± 0.31 V	MV <sub>REF</sub> ± 0.25 V	V	1
V <sub>OUT</sub>	$0.5 \times \text{ GV}_{\text{DD}}$	$0.5 \times \text{ GV}_{\text{DD}}$	V	2

#### Notes:

1. Data input threshold measurement point.

2. Data output measurement point.

This figure shows the DDR SDRAM output timing diagram for source synchronous mode.



Figure 9. DDR SDRAM Output Timing Diagram for Source Synchronous Mode



### GMII, MII, RMII, TBI, RGMII, and RTBI AC Timing Specifications

Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for the MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

## 8.1.1 10/100/1000 Ethernet DC Electrical Characteristics

The electrical characteristics specified here apply to media independent interface (MII), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), reduced media independent interface (RMII) signals, management data input/output (MDIO) and management data clock (MDC).

The MII and RMII interfaces are defined for 3.3 V, while the RGMII and RTBI interfaces can be operated at 2.5 V. The RGMII and RTBI interfaces follow the *Reduced Gigabit Media-Independent Interface (RGMII) Specification Version 1.3*. The RMII interface follows the *RMII Consortium RMII Specification Version 1.2*.

Table 25. RGMII/RTBI, GMII, TBI, MII, and RMII DC Electrical Characteristics (when operating at 3.3 V)

Parameter	Symbol	Conditions		Min	Мах	Unit	Notes
Supply voltage 3.3 V	LV <sub>DD</sub>	—		2.97	3.63	V	1
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	$LV_{DD} = Min$	2.40	LV <sub>DD</sub> + 0.3	V	—
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.0 mA	$LV_{DD} = Min$	GND	0.50	V	—
Input high voltage	V <sub>IH</sub>	—	_	2.0	LV <sub>DD</sub> + 0.3	V	—
Input low voltage	V <sub>IL</sub>	—	_	-0.3	0.90	V	—
Input current	I <sub>IN</sub>	0 V ≤V <sub>IN</sub> ≤LV <sub>DD</sub>		—	±10	μA	—

#### Note:

1. GMII/MII pins that are not needed for RGMII, RMII, or RTBI operation are powered by the OV<sub>DD</sub> supply.

Table 26. RGMII/RTBI DC Electrical Characteristics	(when o	perating	at 2.5 V	)
	·······			,

Parameters	Symbol	Conditions		Min	Max	Unit
Supply voltage 2.5 V	LV <sub>DD</sub>	—		2.37	2.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	LV <sub>DD</sub> = Min	2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA	$LV_{DD} = Min$	GND – 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	—	LV <sub>DD</sub> = Min	1.7	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	LV <sub>DD</sub> = Min	-0.3	0.70	V
Input current	I <sub>IN</sub>	0 V ≤V <sub>IN</sub> ≤LV <sub>DD</sub>		—	±10	μA

## 8.2 GMII, MII, RMII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

## 8.2.1 GMII Timing Specifications

This sections describe the GMII transmit and receive AC timing specifications.



## 8.2.3 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

## 8.2.3.1 RMII Transmit AC Timing Specifications

This table provides the RMII transmit AC timing specifications.

## Table 31. RMII Transmit AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
REF_CLK clock	t <sub>RMX</sub>	_	20	—	ns
REF_CLK duty cycle	t <sub>RMXH</sub> /t <sub>RMX</sub>	35	_	65	%
REF_CLK to RMII data TXD[1:0], TX_EN delay	t <sub>RMTKHDX</sub> t <sub>RMTKHDV</sub>	2	_	 10	ns
REF_CLK data clock rise time	t <sub>RMXR</sub>	1.0	_	4.0	ns
REF_CLK data clock fall time	t <sub>RMXF</sub>	1.0		4.0	ns

Note:

The symbols used for timing specifications follow the pattern of t<sub>(first three letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>RMTKHDX</sub> symbolizes RMII transmit timing (RMT) for the time t<sub>RMX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII(RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

This figure shows the RMII transmit AC timing diagram.



Figure 15. RMII Transmit AC Timing Diagram

## 8.2.3.2 RMII Receive AC Timing Specifications

This table provides the RMII receive AC timing specifications.

## Table 32. RMII Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
REF_CLK clock period	t <sub>RMX</sub>	—	20	—	ns
REF_CLK duty cycle	t <sub>RMXH</sub> /t <sub>RMX</sub>	35	—	65	%

#### Local Bus AC Electrical Specifications

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output valid	t <sub>LBKHOV</sub>	—	3	ns	3
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>		4	ns	8

### Table 41. Local Bus General Timing Parameters—DLL Bypass Mode<sup>9</sup> (continued)

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the to the output (O) going invalid (X) or output hold time.
  </sub>
- 2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from OV<sub>DD</sub>/2 of the rising/falling edge of LCLK0 to 0.4 × OV<sub>DD</sub> of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
- t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
- 7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on LALE output pin equals to the load on LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

This figure provides the AC test load for the local bus.



Figure 22. Local Bus C Test Load





Figure 27. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4 (DLL Bypass Mode)

**PCI AC Electrical Specifications** 

## Table 47. PCI AC Timing Specifications at 66 MHz (continued)

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Clock to output high impedance	t <sub>PCKHOZ</sub>	_	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	_	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0.3	_	ns	2, 4, 6

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
  </sub>
- 2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
- 3. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.
- 5. In rev. 2.0 silicon, due to errata, t<sub>PCIHOV</sub> maximum is 6.6 ns. Refer to Errata PCI21 in Chip Errata for the MPC8360E, Rev. 1.
- 6. In rev. 2.0 silicon, due to errata, t<sub>PCIXKH</sub> minimum is 1 ns. Refer to Errata PCI17 in Chip Errata for the MPC8360E, Rev. 1.

## Table 48. PCI AC Timing Specifications at 33 MHz

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Clock to output valid	t <sub>PCKHOV</sub>	_	11	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	2	—	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	_	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	7.0	—	ns	2, 2
Input hold from clock	t <sub>PCIXKH</sub>	0.3	—	ns	2, 4, 5

### Notes:

- The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
- 2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
- 3. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.
- 5. In rev. 2.0 silicon, due to errata, t<sub>PCIXKH</sub> minimum is 1 ns. Refer to Errata PCI17 in Chip Errata for the MPC8360E, Rev. 1.

This figure provides the AC test load for PCI.



Figure 36. PCI AC Test Load

## Table 60. UTOPIA AC Timing Specifications<sup>1</sup> (continued)

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit	Notes
UTOPIA inputs—Internal clock input hold time	t <sub>UIIXKH</sub>	2.4	—	ns	
UTOPIA inputs—External clock input hold time	t <sub>UEIXKH</sub>	1	—	ns	3

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>UIKHOX</sub> symbolizes the UTOPIA outputs internal timing (UI) for the time t<sub>UTOPIA</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
  </sub>
- In rev. 2.0 silicon, due to errata, t<sub>UEIVKH</sub> minimum is 4.3 ns and t<sub>UEIXKH</sub> minimum is 1.4 ns under specific conditions. Refer to Errata QE\_UPC3 in *Chip Errata for the MPC8360E, Rev. 1.*

This figure provides the AC test load for the UTOPIA.



Figure 46. UTOPIA AC Test Load

These figures represent the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the UTOPIA timing with external clock.



Figure 47. UTOPIA AC Timing (External Clock) Diagram



HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

This figure shows the UTOPIA timing with internal clock.





# 18 HDLC, BISYNC, Transparent, and Synchronous UART

This section describes the DC and AC electrical specifications for the high level data link control (HDLC), BISYNC, transparent, and synchronous UART protocols of the MPC8360E/58E.

## 18.1 HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

This table provides the DC electrical characteristics for the device HDLC, BISYNC, transparent, and synchronous UART protocols.

Table 61. HDLC, BISYNC,	Transparent, and Synchronous UART DC Electrical Characteristics
-------------------------	-----------------------------------------------------------------

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.5	V
Input high voltage	V <sub>IH</sub>	_	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V
Input current	I <sub>IN</sub>	0 V ≤V <sub>IN</sub> ≤OV <sub>DD</sub>	—	±10	μA

# 18.2 HDLC, BISYNC, Transparent, and Synchronous UART AC Timing Specifications

These tables provide the input and output AC timing specifications for HDLC, BISYNC, transparent, and synchronous UART protocols.

## Table 62. HDLC, BISYNC, and Transparent AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
Outputs—Internal clock delay	t <sub>HIKHOV</sub>	0	11.2	ns
Outputs—External clock delay	t <sub>HEKHOV</sub>	1	10.8	ns



**Pinout Listings** 

Signal	Signal Package Pin Number		Power Supply	Notes	
MEMC1_MCKE[0:1]	AL32, AU33	0	GV <sub>DD</sub>	3	
MEMC1_MCK[0:1]	AK37, AT37	0	GV <sub>DD</sub>	—	
MEMC1_MCK[2:3]/ MEMC2_MCK[0:1]	AN1, AR2	0	GV <sub>DD</sub>	_	
MEMC1_MCK[4:5]/ MEMC2_MCKE[0:1]	AN25, AK1	0	GV <sub>DD</sub>	—	
MEMC1_MCK[0:1]	AL37, AT36	0	GV <sub>DD</sub>	—	
MEMC1_MCK[2:3]/ MEMC2_MCK[0:1]	AP2, AT2	0	GV <sub>DD</sub>	_	
MEMC1_MCK[4]/ MEMC2_MDM[8]	AN24	0	GV <sub>DD</sub>	_	
MEMC1_MCK[5]/ MEMC2_MDQS[8]	AL1	0	GV <sub>DD</sub>	_	
MDIC[0:1]	АН6, АР30	I/O	GV <sub>DD</sub>	10	
Sec	ondary DDR SDRAM Memory Controller Interface			1	
MEMC2_MECC[0:7]	AN16, AP18, AM16, AM17, AN17, AP13, AP15, AN13	I/O	GV <sub>DD</sub>	_	
MEMC2_MBA[0:2]	2_MBA[0:2] AU12, AU15, AU13		GV <sub>DD</sub>	_	
MEMC2_MA[0:14]	MA[0:14] AT12, AP11, AT13, AT14, AR13, AR15, AR16, AT16, AT18, AT17, AP10, AR20, AR17, AR14, AR11		GV <sub>DD</sub>	—	
MEMC2_MWE	AU10		GV <sub>DD</sub>	_	
MEMC2_MRAS	AT11	0	GV <sub>DD</sub>	—	
MEMC2_MCAS	AU11		GV <sub>DD</sub>	—	
PCI					
PCI_INTA/IRQ_OUT/CE_PF[5]	A20	I/O	LV <sub>DD</sub> 2	2	
PCI_RESET_OUT/CE_PF[6]	E19	I/O	LV <sub>DD</sub> 2	—	
PCI_AD[31:30]/CE_PG[31:30]	D20, D21	I/O	LV <sub>DD</sub> 2	—	
PCI_AD[29:25]/CE_PG[29:25]	A24, B23, C23, E23, A26	I/O	OV <sub>DD</sub>	_	
PCI_AD[24]/CE_PG[24]	B21	I/O	LV <sub>DD</sub> 2		
PCI_AD[23:0]/CE_PG[23:0]	C24, C25, D25, B25, E24, F24, A27, A28, F27, A30, C30, D30, E29, B31, C31, D31, D32, A32, C33, B33, F30, E31, A34, D33	I/O	OV <sub>DD</sub>	—	
PCI_C/BE[3:0]/CE_PF[10:7]	E22, B26, E28, F28	I/O	OV <sub>DD</sub>	—	
PCI_PAR/CE_PF[11]	D28	I/O	OV <sub>DD</sub>	—	
PCI_FRAME/CE_PF[12]	D26	I/O	OV <sub>DD</sub>	5	
PCI_TRDY/CE_PF[13]	C27	I/O	OV <sub>DD</sub>	5	
PCI_IRDY/CE_PF[14]	C28	I/O	OV <sub>DD</sub>	5	
PCI_STOP/CE_PF[15]	B28	I/O	OV <sub>DD</sub>	5	



## Table 66. MPC8360E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI_DEVSEL/CE_PF[16]	E26		OV <sub>DD</sub>	5
PCI_IDSEL/CE_PF[17]	F22	I/O	OV <sub>DD</sub>	
PCI_SERR/CE_PF[18]	B29	I/O	OV <sub>DD</sub>	5
PCI_PERR/CE_PF[19]	A29	I/O	OV <sub>DD</sub>	5
PCI_REQ[0]/CE_PF[20]	F19	I/O	LV <sub>DD</sub> 2	—
PCI_REQ[1]/CPCI_HS_ES/ CE_PF[21]	A21	I/O	LV <sub>DD</sub> 2	—
PCI_REQ[2]/CE_PF[22]	C21	I/O	LV <sub>DD</sub> 2	
PCI_GNT[0]/CE_PF[23]	E20	I/O	LV <sub>DD</sub> 2	
PCI_GNT[1]/CPCI1_HS_LED/ CE_PF[24]	B20	I/O	LV <sub>DD</sub> 2	_
PCI_GNT[2]/CPCI1_HS_ENUM/ CE_PF[25]	C20	I/O	LV <sub>DD</sub> 2	
PCI_MODE	D36	I	OV <sub>DD</sub>	
M66EN/CE_PF[4]	B37	I/O	OV <sub>DD</sub>	—
	Local Bus Controller Interface			
LAD[0:31]	N32, N33, N35, N36, P37, P32, P34, R36, R35, R34, R33, T37, T35, T34, T33, U37, T32, U36, U34, V36, V35, W37, W35, V33, V32, W34, Y36, W32, AA37, Y33, AA35, AA34	I/O	OV <sub>DD</sub>	_
LDP[0]/CKSTOP_OUT	AB37	I/O	OV <sub>DD</sub>	
LDP[1]/CKSTOP_IN	AB36	I/O	OV <sub>DD</sub>	
LDP[2]/LCS[6]	AB35	I/O	OV <sub>DD</sub>	
LDP[3]/LCS[7]	AA33	I/O	OV <sub>DD</sub>	
LA[27:31]	AC37, AA32, AC36, AC34, AD36	0	OV <sub>DD</sub>	
LCS[0:5]	AD33, AG37, AF34, AE33, AD32, AH37	0	$OV_{DD}$	
LWE[0:3]/LSDDQM[0:3]/LBS[0:3]	AG35, AG34, AH36, AE32	0	$OV_{DD}$	
LBCTL	AD35	0	$OV_{DD}$	
LALE	M37	0	$OV_{DD}$	
LGPL0/LSDA10/cfg_reset_source0	AB32	I/O	$OV_{DD}$	
LGPL1/LSDWE/cfg_reset_source1	AE37	I/O	$OV_{DD}$	
LGPL2/LSDRAS/LOE	LGPL2/LSDRAS/LOE AC33		$OV_{DD}$	
_GPL3/LSDCAS/cfg_reset_source2 AD34		I/O	$OV_{DD}$	
LGPL4/LGTA/LUPWAIT/LPBSE AE35		I/O	$OV_{DD}$	
LGPL5/cfg_clkin_div	PL5/cfg_clkin_div AF36		$OV_{DD}$	
LCKE	G36	0	OV <sub>DD</sub>	_
LCLK[0]	J33	0	OV <sub>DD</sub>	—
LCLK[1]/LCS[6] J34		0	OV <sub>DD</sub>	—



This figure shows the internal distribution of clocks within the MPC8358E.





The primary clock source for the device can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Note that in PCI host mode, the primary clock input also depends on whether PCI clock outputs are selected with RCWH[PCICKDRV]. When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is selected (RCWH[PCICKDRV] = 1), CLKIN is its primary input clock. CLKIN feeds the PCI clock divider ( $\div$ 2) and the multiplexors for PCI\_SYNC\_OUT and PCI\_CLK\_OUT. The CFG\_CLKIN\_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI\_SYNC\_OUT signal. The OCCR[PCIOEN*n*] parameters enable the PCI\_CLK\_OUT*n*, respectively.

PCI\_SYNC\_OUT is connected externally to PCI\_SYNC\_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI\_SYNC\_OUT must be connected properly to PCI\_SYNC\_IN, with equal delay to all PCI agent devices in the system, to allow the device to function. When the device is configured as a PCI agent device, PCI\_CLK is the primary input



## Table 77. Package Thermal Characteristics for the TBGA Package (continued)

Characteristic	Symbol	Value	Unit	Notes
Junction-to-package natural convection on top		1	° C/W	6

Notes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 and SEMI G38-87 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal. 1 m/sec is approximately equal to 200 linear feet per minute (LFM).
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 22.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See Table 6 for typical power dissipations values.

# 22.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_J$  = junction temperature (° C)

 $T_A$  = ambient temperature for the package (° C)

 $R_{\theta IA}$  = junction-to-ambient thermal resistance (° C/W)

 $P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

## 22.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. Additionally, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device. At a known board temperature, the junction temperature is estimated using the following equation:

Part Numbers Fully Addressed by this Document

Device	Package	SVR (Rev. 2.0)	SVR (Rev. 2.1)
MPC8358E	TBGA	0x804A_0020	0x804A_0021
MPC8358	TBGA	0x804B_0020	0x804B_0021

## 25 Document Revision History

This table provides a revision history for this document.

## Table 82. Revision History

Rev. Number	Date	Substantive Change(s)
5	09/2011	<ul> <li>Section 2.2.1, "Power-Up Sequencing", added the current limitation "3A to 5A" for the excessive current.</li> <li>Section 2.1.2, "Power Supply Voltage Specification, Updated the Characteristic for TBGA (MPC8358 &amp; MPC8360 Device) with specific frequency for Core and PLL voltages.</li> <li>Added table footnote 3 to Table 2.</li> <li>Applied table footnotes 1 and 2 to Table 10.</li> <li>Removed table footnotes from Table 19.</li> <li>Applied table footnotes 8 and 9 to Table 40.</li> <li>Applied table footnotes 2 and 3 to Table 41.</li> <li>Applied table footnotes from Table 46.</li> <li>Applied table footnote to last three rows of Table 65.</li> </ul>
4	01/2011	<ul> <li>Updated references to the LCRR register throughout</li> <li>Removed references to DDR DLL mode in Section 6.2.2, "DDR and DDR2 SDRAM Output AC Timing Specifications."</li> <li>Changed "Junction-to-Case" to "Junction-to-Ambient" in Section 22.2.4, "Heat Sinks and Junction-to-Ambient Thermal Resistance," and Table 78, "Heat Sinks and Junction-to-Ambient Thermal Resistance of TBGA Package," titles.</li> </ul>



Table 82.	Revision	History	(continued)
-----------	----------	---------	-------------

Rev. Number	Date	Substantive Change(s)
3	03/2010	<ul> <li>Changed references to RCWH[PCICKEN] to RCWH[PCICKDRV].</li> <li>In Table 2, added extended temperature characteristics.</li> <li>Added Figure 6, "DDR Input Timing Diagram."</li> <li>In Figure 53, "Mechanical Dimensions and Bottom Surface Nomenclature of the TBGA Package," removed watermark.</li> <li>Updated the title of Table 19,"DDR SDRAM Input AC Timing Specifications."</li> <li>In Table 20, "DDR and DDR2 SDRAM Input AC Timing Specifications Mode," changed table subtitle.</li> <li>In Table 20, "DDR and DDR2 SDRAM Input AC Timing Specifications Mode," changed table subtitle.</li> <li>In Table 27–Table 30, and Table 33—Table 34, changed the rise and fall time specifications to reference 20–80% and 80–20% of the voltage supply, respectively.</li> <li>In Table 38, "IEEE 1588 Timer AC Specifications," changed units to "ns" for t<sub>I2DVKH</sub>.</li> <li>In Table 45, "I2C AC Electrical Specifications," changed units to "ns" for t<sub>I2DVKH</sub>.</li> <li>In Table 66, "MPC8360E TBGA Pinout Listing," and Table 67 "MPC8358E TBGA Pinout Listing, added note 7: "This pin must always be tied to GND" to the TEST pin and added a note to SPARE1 stating: "This pin must always be left not connected."</li> <li>In Section 4, "Clock Input Timing," added note regarding rise/fall time on QUICC Engine block input pins.</li> <li>Added Section 4.1, "injol/100/1000 Ethernet DC Electrical Characteristics."</li> <li>In Section 2.1, "Pinout Listing," added sentence stating "Refer to AN3097, 'MPC8360/MPC8358E PowerQUICC Design Checklist,' for proper pin termination and usage."</li> <li>In Section 21, "Clocking," removed statement: "The OCCR[PCICDn] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals."</li> <li>In Section 21.1, "System PLL Configuration," updated the system VCO frequency conditions.</li> <li>In Table 80, added extended temperature characteristics.</li> </ul>
2	12/2007	Initial release.