



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                                             |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                    |
| Core Processor                  | PowerPC e300                                                                                                                                                |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                                                                                                              |
| Speed                           | 500MHz                                                                                                                                                      |
| Co-Processors/DSP               | Communications; QUICC Engine                                                                                                                                |
| RAM Controllers                 | DDR, DDR2                                                                                                                                                   |
| Graphics Acceleration           | No                                                                                                                                                          |
| Display & Interface Controllers | -                                                                                                                                                           |
| Ethernet                        | 10/100/1000Mbps (1)                                                                                                                                         |
| SATA                            | -                                                                                                                                                           |
| USB                             | USB 1.x (1)                                                                                                                                                 |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V                                                                                                                                            |
| Operating Temperature           | 0°C ~ 105°C (TA)                                                                                                                                            |
| Security Features               | -                                                                                                                                                           |
| Package / Case                  | 740-LBGA                                                                                                                                                    |
| Supplier Device Package         | 740-TBGA (37.5x37.5)                                                                                                                                        |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8360zuahfh">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8360zuahfh</a> |

**Table 9. GTX\_CLK125 AC Timing Specifications**

At recommended operating conditions with  $V_{DD} = 2.5 \pm 0.125$  mV/  $3.3 \text{ V} \pm 165$  mV (continued)

| Parameter/Condition                                                                | Symbol                | Min      | Typical | Max         | Unit | Notes |
|------------------------------------------------------------------------------------|-----------------------|----------|---------|-------------|------|-------|
| GTX_CLK rise and fall time<br>$V_{DD} = 2.5 \text{ V}$<br>$V_{DD} = 3.3 \text{ V}$ | $t_{G125R}/t_{G125F}$ | —        | —       | 0.75<br>1.0 | ns   | 1     |
| GTX_CLK125 duty cycle<br>GMII & TBI<br>1000Base-T for RGMII & RTBI                 | $t_{G125H}/t_{G125}$  | 45<br>47 | —       | 55<br>53    | %    | 2     |
| GTX_CLK125 jitter                                                                  | —                     | —        | —       | ±150        | ps   | 2     |

**Notes:**

1. Rise and fall times for GTX\_CLK125 are measured from 0.5 and 2.0 V for  $V_{DD} = 2.5 \text{ V}$  and from 0.6 and 2.7 V for  $V_{DD} = 3.3 \text{ V}$ .
2. GTX\_CLK125 is used to generate the GTX clock for the UCC Ethernet transmitter with 2% degradation. The GTX\_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by GTX\_CLK. See [Section 8.2.2, "MII AC Timing Specifications,"](#) [Section 8.2.3, "RMII AC Timing Specifications,"](#) and [Section 8.2.5, "RGMII and RTBI AC Timing Specifications"](#) for the duty cycle for 10Base-T and 100Base-T reference clock.

## 5 RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8360E/58E.

### 5.1 RESET DC Electrical Characteristics

This table provides the DC electrical characteristics for the RESET pins of the device.

**Table 10. RESET Pins DC Electrical Characteristics <sup>1</sup>**

| Characteristic      | Symbol                | Condition                  | Min  | Max             | Unit |
|---------------------|-----------------------|----------------------------|------|-----------------|------|
| Input high voltage  | $V_{IH}$              | —                          | 2.0  | $OV_{DD} + 0.3$ | V    |
| Input low voltage   | $V_{IL}$              | —                          | −0.3 | 0.8             | V    |
| Input current       | $I_{IN}$              | —                          | —    | ±10             | μA   |
| Output high voltage | $V_{OH}$ <sup>2</sup> | $I_{OH} = -8.0 \text{ mA}$ | 2.4  | —               | V    |
| Output low voltage  | $V_{OL}$              | $I_{OL} = 8.0 \text{ mA}$  | —    | 0.5             | V    |
| Output low voltage  | $V_{OL}$              | $I_{OL} = 3.2 \text{ mA}$  | —    | 0.4             | V    |

**Notes:**

1. This table applies for pins  $\overline{\text{PORESET}}$ ,  $\overline{\text{HRESET}}$ ,  $\overline{\text{SRESET}}$ , and  $\overline{\text{QUIESCE}}$ .
2.  $\overline{\text{HRESET}}$  and  $\overline{\text{SRESET}}$  are open drain pins, thus  $V_{OH}$  is not relevant for those pins.

## 5.3 QUICC Engine Block Operating Frequency Limitations

This section specifies the limits of the AC electrical characteristics for the operation of the QUICC Engine block's communication interfaces.

### NOTE

The settings listed below are required for correct hardware interface operation. Each protocol by itself requires a minimal QUICC Engine block operating frequency setting for meeting the performance target. Because the performance is a complex function of all the QUICC Engine block settings, the user should make use of the QUICC Engine block performance utility tool provided by Freescale to validate their system.

This table lists the maximal QUICC Engine block I/O frequencies and the minimal QUICC Engine block core frequency for each interface.

**Table 13. QUICC Engine Block Operating Frequency Limitations**

| Interface                     | Interface Operating Frequency (MHz) | Max Interface Bit Rate (Mbps) | Min QUICC Engine Operating Frequency <sup>1</sup> (MHz) | Notes |
|-------------------------------|-------------------------------------|-------------------------------|---------------------------------------------------------|-------|
| Ethernet Management: MDC/MDIO | 10 (max)                            | 10                            | 20                                                      | —     |
| MII                           | 25 (typ)                            | 100                           | 50                                                      | —     |
| RMII                          | 50 (typ)                            | 100                           | 50                                                      | —     |
| GMII/RGMII/TBI/RTBI           | 125 (typ)                           | 1000                          | 250                                                     | —     |
| SPI (master/slave)            | 10 (max)                            | 10                            | 20                                                      | —     |
| UCC through TDM               | 50 (max)                            | 70                            | $8 \times F$                                            | 2     |
| MCC                           | 25 (max)                            | 16.67                         | $16 \times F$                                           | 2, 4  |
| UTOPIA L2                     | 50 (max)                            | 800                           | $2 \times F$                                            | 2     |
| POS-PHY L2                    | 50 (max)                            | 800                           | $2 \times F$                                            | 2     |
| HDLC bus                      | 10 (max)                            | 10                            | 20                                                      | —     |
| HDLC/transparent              | 50 (max)                            | 50                            | $8/3 \times F$                                          | 2, 3  |
| UART/async HDLC               | 3.68 (max internal ref clock)       | 115 (Kbps)                    | 20                                                      | —     |
| BISYNC                        | 2 (max)                             | 2                             | 20                                                      | —     |
| USB                           | 48 (ref clock)                      | 12                            | 96                                                      | —     |

#### Notes:

1. The QUICC Engine module needs to run at a frequency higher than or equal to what is listed in this table.
2. 'F' is the actual interface operating frequency.
3. The bit rate limit is independent of the data bus width (that is, the same for serial, nibble, or octal interfaces).
4. TDM in high-speed mode for serial data interface.

## 6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR and DDR2 SDRAM interface of the MPC8360E/58E.

**Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Source Synchronous Mode (continued)**


At recommended operating conditions with  $GV_{DD}$  of (1.8 V or 2.5 V)  $\pm$  5%.

| Parameter <sup>8</sup> | Symbol <sup>1</sup> | Min  | Max | Unit | Notes |
|------------------------|---------------------|------|-----|------|-------|
| MDQS epilogue end      | $t_{DDKHME}$        | -0.6 | 0.9 | ns   | 7     |

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,  $t_{DDKHAS}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also,  $t_{DDKLDX}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- All MCK/MCK referenced measurements are made from the crossing of the two signals  $\pm 0.1$  V.
- In the source synchronous mode, MCK/MCK can be shifted in  $\frac{1}{4}$  applied cycle increments through the clock control register. For the skew measurements referenced for  $t_{AOSKEW}$  it is assumed that the clock adjustment is set to align the address/command valid with the rising edge of MCK.
- ADDR/CMD includes all DDR SDRAM output signals except  $\overline{MCK}/\overline{MCK}$ ,  $\overline{MCS}$ , and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by  $\frac{1}{2}$  applied cycle.
- Note that  $t_{DDKMHM}$  follows the symbol conventions described in note 1. For example,  $t_{DDKMHM}$  describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH).  $t_{DDKMHM}$  can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. In source synchronous mode, this is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the device.
- All outputs are referenced to the rising edge of MCK(n) at the pins of the device. Note that  $t_{DDKHMP}$  follows the symbol conventions described in note 1.
- AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.
- In rev. 2.0 silicon,  $t_{DDKMHM}$  maximum meets the specification of 0.6 ns. In rev. 2.0 silicon, due to errata,  $t_{DDKMHM}$  minimum is -0.9 ns. Refer to Errata DDR18 in *Chip Errata for the MPC8360E, Rev. 1*.

This figure shows the DDR SDRAM output timing for address skew with respect to any MCK.



**Figure 7. Timing Diagram for  $t_{AOSKEW}$  Measurement**

This figure provides the AC test load for the DDR bus.




Figure 8. DDR AC Test Load

Table 22. DDR and DDR2 SDRAM Measurement Conditions

| Symbol    | DDR                          | DDR2                         | Unit | Notes |
|-----------|------------------------------|------------------------------|------|-------|
| $V_{TH}$  | $MV_{REF} \pm 0.31\text{ V}$ | $MV_{REF} \pm 0.25\text{ V}$ | V    | 1     |
| $V_{OUT}$ | $0.5 \times GV_{DD}$         | $0.5 \times GV_{DD}$         | V    | 2     |

**Notes:**

1. Data input threshold measurement point.
2. Data output measurement point.

This figure shows the DDR SDRAM output timing diagram for source synchronous mode.




Figure 9. DDR SDRAM Output Timing Diagram for Source Synchronous Mode

### 8.2.1.1 GMII Transmit AC Timing Specifications

This table provides the GMII transmit AC timing specifications.

**Table 27. GMII Transmit AC Timing Specifications**


At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

| Parameter/Condition                                           | Symbol <sup>1</sup>          | Min      | Typ | Max      | Unit | Notes |
|---------------------------------------------------------------|------------------------------|----------|-----|----------|------|-------|
| GTX_CLK clock period                                          | $t_{GTX}$                    | —        | 8.0 | —        | ns   | —     |
| GTX_CLK duty cycle                                            | $t_{GTXH}/t_{GTX}$           | 40       | —   | 60       | %    | —     |
| GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay             | $t_{GTKHDX}$<br>$t_{GTKHDV}$ | 0.5<br>— | —   | —<br>5.0 | ns   | 3     |
| GTX_CLK clock rise time, (20% to 80%)                         | $t_{GTXR}$                   | —        | —   | 1.0      | ns   | —     |
| GTX_CLK clock fall time, (80% to 20%)                         | $t_{GTXF}$                   | —        | —   | 1.0      | ns   | —     |
| GTX_CLK125 clock period                                       | $t_{G125}$                   | —        | 8.0 | —        | ns   | 2     |
| GTX_CLK125 reference clock duty cycle measured at $LV_{DD}/2$ | $t_{G125H}/t_{G125}$         | 45       | —   | 55       | %    | 2     |

**Notes:**

1. The symbols used for timing specifications follow the pattern  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{GTKHDV}$  symbolizes GMII transmit timing (GT) with respect to the  $t_{GTX}$  clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also,  $t_{GTKHDX}$  symbolizes GMII transmit timing (GT) with respect to the  $t_{GTX}$  clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{GTX}$  represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This symbol is used to represent the external GTX\_CLK125 signal and does not follow the original symbol naming convention.
3. In rev. 2.0 silicon, due to errata,  $t_{GTKHDX}$  minimum and  $t_{GTKHDV}$  maximum are not supported when the GTX\_CLK is selected. Refer to Errata *QE\_ENET18* in *Chip Errata for the MPC8360E, Rev. 1*.

This figure shows the GMII transmit AC timing diagram.



**Figure 10. GMII Transmit AC Timing Diagram**

## 8.3.2 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

**Table 37. MII Management AC Timing Specifications**


At recommended operating conditions with  $V_{DD}$  is 3.3 V  $\pm$  10%.

| Parameter/Condition        | Symbol <sup>1</sup>            | Min     | Typ | Max      | Unit | Notes |
|----------------------------|--------------------------------|---------|-----|----------|------|-------|
| MDC frequency              | $f_{MDC}$                      | —       | 2.5 | —        | MHz  | 2     |
| MDC period                 | $t_{MDC}$                      | —       | 400 | —        | ns   | —     |
| MDC clock pulse width high | $t_{MDCH}$                     | 32      | —   | —        | ns   | —     |
| MDC to MDIO delay          | $t_{MDTKHDX}$<br>$t_{MDTKHDV}$ | 10<br>— | —   | —<br>110 | ns   | 3     |
| MDIO to MDC setup time     | $t_{MDRDVKH}$                  | 10      | —   | —        | ns   | —     |
| MDIO to MDC hold time      | $t_{MDRDXXKH}$                 | 0       | —   | —        | ns   | —     |
| MDC rise time              | $t_{MDCR}$                     | —       | —   | 10       | ns   | —     |
| MDC fall time              | $t_{MDHF}$                     | —       | —   | 10       | ns   | —     |

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MDKHDX}$  symbolizes management data timing (MD) for the time  $t_{MDC}$  from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also,  $t_{MDRDVKH}$  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MDC}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This parameter is dependent on the  $csb\_clk$  speed (that is, for a  $csb\_clk$  of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a  $csb\_clk$  of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
3. This parameter is dependent on the  $ce\_clk$  speed (that is, for a  $ce\_clk$  of 200 MHz, the delay is 90 ns and for a  $ce\_clk$  of 300 MHz, the delay is 63 ns).

This figure shows the MII management AC timing diagram.



**Figure 21. MII Management Interface Timing Diagram**




Figure 25. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2 (DLL Enabled)




Figure 26. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2 (DLL Bypass Mode)




Figure 28. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4 (DLL Enabled)

## 10 JTAG

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8360E/58E.

### 10.1 JTAG DC Electrical Characteristics

This table provides the DC electrical characteristics for the IEEE 1149.1 (JTAG) interface of the device.

Table 42. JTAG interface DC Electrical Characteristics

| Characteristic      | Symbol   | Condition                              | Min  | Max             | Unit          |
|---------------------|----------|----------------------------------------|------|-----------------|---------------|
| Output high voltage | $V_{OH}$ | $I_{OH} = -6.0 \text{ mA}$             | 2.4  | —               | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 6.0 \text{ mA}$              | —    | 0.5             | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 3.2 \text{ mA}$              | —    | 0.4             | V             |
| Input high voltage  | $V_{IH}$ | —                                      | 2.5  | $OV_{DD} + 0.3$ | V             |
| Input low voltage   | $V_{IL}$ | —                                      | -0.3 | 0.8             | V             |
| Input current       | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ | —    | $\pm 10$        | $\mu\text{A}$ |

## 13.2 Timers AC Timing Specifications

This table provides the timer input and output AC timing specifications.


**Table 50. Timers Input AC Timing Specifications<sup>1</sup>**

| Characteristic                    | Symbol <sup>2</sup> | Typ | Unit |
|-----------------------------------|---------------------|-----|------|
| Timers inputs—minimum pulse width | $t_{TIWID}$         | 20  | ns   |

**Notes:**

- Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- Timers inputs and outputs are asynchronous to any visible clock. Timers outputs should be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least  $t_{TIWID}$  ns to ensure proper operation.

This figure provides the AC test load for the timers.



**Figure 39. Timers AC Test Load**

## 14 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the MPC8360E/58E.

### 14.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the device GPIO.

**Table 51. GPIO DC Electrical Characteristics**

| Characteristic      | Symbol   | Condition                              | Min  | Max             | Unit          | Notes |
|---------------------|----------|----------------------------------------|------|-----------------|---------------|-------|
| Output high voltage | $V_{OH}$ | $I_{OH} = -6.0 \text{ mA}$             | 2.4  | —               | V             | 1     |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 6.0 \text{ mA}$              | —    | 0.5             | V             | 1     |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 3.2 \text{ mA}$              | —    | 0.4             | V             | 1     |
| Input high voltage  | $V_{IH}$ | —                                      | 2.0  | $OV_{DD} + 0.3$ | V             | 1     |
| Input low voltage   | $V_{IL}$ | —                                      | -0.3 | 0.8             | V             | —     |
| Input current       | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ | —    | $\pm 10$        | $\mu\text{A}$ | —     |

**Note:**

- This specification applies when operating from 3.3-V supply.

## 20 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8360E/58E is available in a tape ball grid array (TBGA), see [Section 20.1, “Package Parameters for the TBGA Package,”](#) and [Section 20.2, “Mechanical Dimensions of the TBGA Package,”](#) for information on the package.

### 20.1 Package Parameters for the TBGA Package

The package parameters for rev. 2.0 silicon are as provided in the following list. The package type is 37.5 mm × 37.5 mm, 740 tape ball grid array (TBGA).

|                         |                                                                  |
|-------------------------|------------------------------------------------------------------|
| Package outline         | 37.5 mm × 37.5 mm                                                |
| Interconnects           | 740                                                              |
| Pitch                   | 1.00 mm                                                          |
| Module height (typical) | 1.46 mm                                                          |
| Solder Balls            | 62 Sn/36 Pb/2 Ag (ZU package)<br>95.5 Sn/0.5 Cu/4Ag (VV package) |
| Ball diameter (typical) | 0.64 mm                                                          |

Table 66. MPC8360E TBGA Pinout Listing (continued)

| Signal                                     | Package Pin Number                                                                                                                                                         | Pin Type | Power Supply      | Notes |
|--------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|-------------------|-------|
| PCI_DEVSEL/CE_PF[16]                       | E26                                                                                                                                                                        | I/O      | OV <sub>DD</sub>  | 5     |
| PCI_IDSEL/CE_PF[17]                        | F22                                                                                                                                                                        | I/O      | OV <sub>DD</sub>  | —     |
| PCI_SERR/CE_PF[18]                         | B29                                                                                                                                                                        | I/O      | OV <sub>DD</sub>  | 5     |
| PCI_PERR/CE_PF[19]                         | A29                                                                                                                                                                        | I/O      | OV <sub>DD</sub>  | 5     |
| PCI_REQ[0]/CE_PF[20]                       | F19                                                                                                                                                                        | I/O      | LV <sub>DD2</sub> | —     |
| PCI_REQ[1]/CPCI_HS_ES/<br>CE_PF[21]        | A21                                                                                                                                                                        | I/O      | LV <sub>DD2</sub> | —     |
| PCI_REQ[2]/CE_PF[22]                       | C21                                                                                                                                                                        | I/O      | LV <sub>DD2</sub> | —     |
| PCI_GNT[0]/CE_PF[23]                       | E20                                                                                                                                                                        | I/O      | LV <sub>DD2</sub> | —     |
| PCI_GNT[1]/CPCI1_HS_LED/<br>CE_PF[24]      | B20                                                                                                                                                                        | I/O      | LV <sub>DD2</sub> | —     |
| PCI_GNT[2]/CPCI1_HS_ENUM/<br>CE_PF[25]     | C20                                                                                                                                                                        | I/O      | LV <sub>DD2</sub> | —     |
| PCI_MODE                                   | D36                                                                                                                                                                        | I        | OV <sub>DD</sub>  | —     |
| M66EN/CE_PF[4]                             | B37                                                                                                                                                                        | I/O      | OV <sub>DD</sub>  | —     |
| <b>Local Bus Controller Interface</b>      |                                                                                                                                                                            |          |                   |       |
| LAD[0:31]                                  | N32, N33, N35, N36, P37, P32, P34, R36, R35,<br>R34, R33, T37, T35, T34, T33, U37, T32, U36, U34,<br>V36, V35, W37, W35, V33, V32, W34, Y36, W32,<br>AA37, Y33, AA35, AA34 | I/O      | OV <sub>DD</sub>  | —     |
| LDP[0]/CKSTOP_OUT                          | AB37                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LDP[1]/CKSTOP_IN                           | AB36                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LDP[2]/LCS[6]                              | AB35                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LDP[3]/LCS[7]                              | AA33                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LA[27:31]                                  | AC37, AA32, AC36, AC34, AD36                                                                                                                                               | O        | OV <sub>DD</sub>  | —     |
| LCS[0:5]                                   | AD33, AG37, AF34, AE33, AD32, AH37                                                                                                                                         | O        | OV <sub>DD</sub>  | —     |
| LWE[0:3]/LSDDQM[0:3]/LBS[0:3]              | AG35, AG34, AH36, AE32                                                                                                                                                     | O        | OV <sub>DD</sub>  | —     |
| LBCTL                                      | AD35                                                                                                                                                                       | O        | OV <sub>DD</sub>  | —     |
| LALE                                       | M37                                                                                                                                                                        | O        | OV <sub>DD</sub>  | —     |
| LGPL0/LSDA10/cfg_reset_source0             | AB32                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LGPL1/LSDW <sub>E</sub> /cfg_reset_source1 | AE37                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LGPL2/LSDRAS/LOE                           | AC33                                                                                                                                                                       | O        | OV <sub>DD</sub>  | —     |
| LGPL3/LSDCAS/cfg_reset_source2             | AD34                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LGPL4/LGT <sub>A</sub> /LUPWAIT/LPBSE      | AE35                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LGPL5/cfg_clkin_div                        | AF36                                                                                                                                                                       | I/O      | OV <sub>DD</sub>  | —     |
| LCKE                                       | G36                                                                                                                                                                        | O        | OV <sub>DD</sub>  | —     |
| LCLK[0]                                    | J33                                                                                                                                                                        | O        | OV <sub>DD</sub>  | —     |
| LCLK[1]/LCS[6]                             | J34                                                                                                                                                                        | O        | OV <sub>DD</sub>  | —     |

Table 66. MPC8360E TBGA Pinout Listing (continued)

| Signal                          | Package Pin Number                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Pin Type                                      | Power Supply             | Notes |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|--------------------------|-------|
| <b>PMC</b>                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                               |                          |       |
| $\overline{\text{QUIESCE}}$     | B36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | O                                             | $\text{OV}_{\text{DD}}$  | —     |
| <b>System Control</b>           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                               |                          |       |
| $\overline{\text{PORESET}}$     | L37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | I                                             | $\text{OV}_{\text{DD}}$  | —     |
| $\overline{\text{HRESET}}$      | L36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | I/O                                           | $\text{OV}_{\text{DD}}$  | 1     |
| $\overline{\text{SRESET}}$      | M33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | I/O                                           | $\text{OV}_{\text{DD}}$  | 2     |
| <b>Thermal Management</b>       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                               |                          |       |
| THERM0                          | AP19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | I                                             | $\text{GV}_{\text{DD}}$  | —     |
| THERM1                          | AT31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | I                                             | $\text{GV}_{\text{DD}}$  | —     |
| <b>Power and Ground Signals</b> |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                               |                          |       |
| $\text{AV}_{\text{DD}1}$        | K35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Power for LBIU DLL (1.2 V)                    | $\text{AV}_{\text{DD}1}$ | —     |
| $\text{AV}_{\text{DD}2}$        | K36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Power for CE PLL (1.2 V)                      | $\text{AV}_{\text{DD}2}$ | —     |
| $\text{AV}_{\text{DD}5}$        | AM29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Power for e300 PLL (1.2 V)                    | $\text{AV}_{\text{DD}5}$ | —     |
| $\text{AV}_{\text{DD}6}$        | K37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Power for system PLL (1.2 V)                  | $\text{AV}_{\text{DD}6}$ | —     |
| GND                             | A2, A8, A13, A19, A22, A25, A31, A33, A36, B7, B12, B24, B27, B30, C4, C6, C9, C15, C26, C32, D3, D8, D11, D14, D17, D19, D23, D27, E7, E13, E25, E30, E36, F4, F37, G34, H1, H5, H32, H33, J4, J32, J37, K1, L3, L5, L33, L34, M1, M34, M35, N37, P2, P5, P35, P36, R4, T3, U1, U5, U35, V37, W1, W4, W33, W36, Y34, AA3, AA5, AC3, AC32, AC35, AD1, AD37, AE4, AE34, AE36, AF33, AG4, AG6, AG32, AH35, AJ1, AJ4, AJ32, AJ35, AJ37, AK36, AL3, AL34, AM4, AN6, AN23, AN30, AP8, AP12, AP14, AP16, AP17, AP20, AP25, AR6, AR8, AR9, AR19, AR24, AR31, AR35, AR37, AT4, AT10, AT19, AT20, AT25, AU14, AU22, AU28, AU35 | —                                             | —                        | —     |
| $\text{GV}_{\text{DD}}$         | AD4, AE3, AF1, AF5, AF35, AF37, AG2, AG36, AH33, AH34, AK5, AM1, AM35, AM37, AN2, AN10, AN11, AN12, AN14, AN32, AN36, AP5, AP23, AP28, AR1, AR7, AR10, AR12, AR21, AR25, AR27, AR33, AT15, AT22, AT28, AT33, AU2, AU5, AU16, AU31, AU36                                                                                                                                                                                                                                                                                                                                                                               | Power for DDR DRAM I/O voltage (2.5 or 1.8 V) | $\text{GV}_{\text{DD}}$  | —     |

Table 67. MPC8358E TBGA Pinout Listing (continued)

| Signal                                   | Package Pin Number                                                                                                                                                | Pin Type | Power Supply     | Notes |
|------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------------|-------|
| PCI_MODE                                 | D36                                                                                                                                                               | I        | OV <sub>DD</sub> | —     |
| M66EN/CE_PF[4]                           | B37                                                                                                                                                               | I/O      | OV <sub>DD</sub> | —     |
| <b>Local Bus Controller Interface</b>    |                                                                                                                                                                   |          |                  |       |
| LAD[0:31]                                | N32, N33, N35, N36, P37, P32, P34, R36, R35, R34, R33, T37, T35, T34, T33, U37, T32, U36, U34, V36, V35, W37, W35, V33, V32, W34, Y36, W32, AA37, Y33, AA35, AA34 | I/O      | OV <sub>DD</sub> | —     |
| LDP[0]/CKSTOP_OUT                        | AB37                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LDP[1]/CKSTOP_IN                         | AB36                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LDP[2]/LCS[6]                            | AB35                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LDP[3]/LCS[7]                            | AA33                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LA[27:31]                                | AC37, AA32, AC36, AC34, AD36                                                                                                                                      | O        | OV <sub>DD</sub> | —     |
| LCS[0:5]                                 | AD33, AG37, AF34, AE33, AD32, AH37                                                                                                                                | O        | OV <sub>DD</sub> | —     |
| LWE[0:3]/LSDDQM[0:3]/LBS[0:3]            | AG35, AG34, AH36, AE32                                                                                                                                            | O        | OV <sub>DD</sub> | —     |
| LBCTL                                    | AD35                                                                                                                                                              | O        | OV <sub>DD</sub> | —     |
| LALE                                     | M37                                                                                                                                                               | O        | OV <sub>DD</sub> | —     |
| LGPL0/LSDA10/cfg_reset_source0           | AB32                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LGPL1/LSDWE/cfg_reset_source1            | AE37                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LGPL2/LSDRAS/LOE                         | AC33                                                                                                                                                              | O        | OV <sub>DD</sub> | —     |
| LGPL3/LSDCAS/cfg_reset_source2           | AD34                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LGPL4/LGTA/LUPWAIT/LPBSE                 | AE35                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LGPL5/cfg_clkin_div                      | AF36                                                                                                                                                              | I/O      | OV <sub>DD</sub> | —     |
| LCKE                                     | G36                                                                                                                                                               | O        | OV <sub>DD</sub> | —     |
| LCLK[0]                                  | J33                                                                                                                                                               | O        | OV <sub>DD</sub> | —     |
| LCLK[1]/LCS[6]                           | J34                                                                                                                                                               | O        | OV <sub>DD</sub> | —     |
| LCLK[2]/LCS[7]                           | G37                                                                                                                                                               | O        | OV <sub>DD</sub> | —     |
| LSYNC_OUT                                | F34                                                                                                                                                               | O        | OV <sub>DD</sub> | —     |
| LSYNC_IN                                 | G35                                                                                                                                                               | I        | OV <sub>DD</sub> | —     |
| <b>Programmable Interrupt Controller</b> |                                                                                                                                                                   |          |                  |       |
| MCP_OUT                                  | E34                                                                                                                                                               | O        | OV <sub>DD</sub> | 2     |
| IRQ0/MCP_IN                              | C37                                                                                                                                                               | I        | OV <sub>DD</sub> | —     |
| IRQ[1]/M1SRCID[4]/M2SRCID[4]/LSRCID[4]   | F35                                                                                                                                                               | I/O      | OV <sub>DD</sub> | —     |
| IRQ[2]/M1DVAL/M2DVAL/LDVAL               | F36                                                                                                                                                               | I/O      | OV <sub>DD</sub> | —     |
| IRQ[3]/CORE_SRESET                       | H34                                                                                                                                                               | I/O      | OV <sub>DD</sub> | —     |

clock. When the device is configured as a PCI agent device the CLKIN and the CFG\_CLKIN\_DIV signals should be tied to GND.

When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is disabled (RCWH[PCICKDRV] = 0), clock distribution and balancing done externally on the board. Therefore, PCI\_SYNC\_IN is the primary input clock.

As shown in [Figure 54](#) and [Figure 55](#), the primary clock input (frequency) is multiplied by the QUICC Engine block phase-locked loop (PLL), the system PLL, and the clock unit to create the QUICC Engine clock (*ce\_clk*), the coherent system bus clock (*csb\_clk*), the internal DDRC1 controller clock (*ddr1\_clk*), and the internal clock for the local bus interface unit and DDR2 memory controller (*lb\_clk*).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

$$csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$$

In PCI host mode, PCI\_SYNC\_IN × (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency; in PCI agent mode, CFG\_CLKIN\_DIV must be pulled down (low), so PCI\_SYNC\_IN × (1 + CFG\_CLKIN\_DIV) is the PCI\_CLK frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies up the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded reset options. See Chapter 4, “Reset, Clocking, and Initialization,” in the *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more information on the clock subsystem.

The *ce\_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF]) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

$$ce\_clk = (\text{primary clock input} \times CEPMF) \div (1 + CEPDF)$$

The internal *ddr1\_clk* frequency is determined by the following equation:

$$ddr1\_clk = csb\_clk \times (1 + RCWL[DDR1CM])$$

Note that the *lb\_clk* clock frequency (for DDRC2) is determined by RCWL[LBCM]. The *internal ddr1\_clk* frequency is not the external memory bus frequency; *ddr1\_clk* passes through the DDRC1 clock divider (÷2) to create the differential DDRC1 memory bus clock outputs (MEMC1\_MCK and  $\overline{\text{MEMC1\_MCK}}$ ). However, the data rate is the same frequency as *ddr1\_clk*.

The internal *lb\_clk* frequency is determined by the following equation:

$$lb\_clk = csb\_clk \times (1 + RCWL[LBCM])$$

Note that *lb\_clk* is not the external local bus or DDRC2 frequency; *lb\_clk* passes through the a LB clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LB clock divider ratio is controlled by LCRR[CLKDIV].

Additionally, some of the internal units may be required to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. This table specifies which units have a configurable clock frequency.

**Table 68. Configurable Clock Units**

| Unit                | Default Frequency | Options                                                                 |
|---------------------|-------------------|-------------------------------------------------------------------------|
| Security core       | <i>csb_clk</i> /3 | Off, <i>csb_clk</i> <sup>1</sup> , <i>csb_clk</i> /2, <i>csb_clk</i> /3 |
| PCI and DMA complex | <i>csb_clk</i>    | Off, <i>csb_clk</i>                                                     |

<sup>1</sup> With limitation, only for slow *csb\_clk* rates, up to 166 MHz.

This table provides the operating frequencies for the TBGA package under recommended operating conditions (see [Table 2](#)). All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part

Table 76. Suggested PLL Configurations (continued)

| Conf No. <sup>1</sup>            | SPMF | CORE PLL | CEPMF | CEPDF | Input Clock Freq (MHz) | CSB Freq (MHz) | Core Freq (MHz) | QUICC Engine Freq (MHz) | 400 (MHz) | 533 (MHz) | 667 (MHz) |
|----------------------------------|------|----------|-------|-------|------------------------|----------------|-----------------|-------------------------|-----------|-----------|-----------|
| c5                               | æ    | æ        | 10000 | 0     | 33                     | —              | —               | 533                     | —         | ∞         | ∞         |
| c6                               | æ    | æ        | 10001 | 0     | 33                     | —              | —               | 566                     | —         | —         | ∞         |
| 66 MHz CLKIN/PCI_SYNC_IN Options |      |          |       |       |                        |                |                 |                         |           |           |           |
| s1h                              | 0011 | 0000110  | æ     | æ     | 66                     | 200            | 400             | —                       | ∞         | ∞         | ∞         |
| s2h                              | 0011 | 0000101  | æ     | æ     | 66                     | 200            | 500             | —                       | —         | ∞         | ∞         |
| s3h                              | 0011 | 0000110  | æ     | æ     | 66                     | 200            | 600             | —                       | —         | —         | ∞         |
| s4h                              | 0100 | 0000011  | æ     | æ     | 66                     | 266            | 400             | —                       | ∞         | ∞         | ∞         |
| s5h                              | 0100 | 0000100  | æ     | æ     | 66                     | 266            | 533             | —                       | —         | ∞         | ∞         |
| s6h                              | 0100 | 0000101  | æ     | æ     | 66                     | 266            | 667             | —                       | —         | —         | ∞         |
| s7h                              | 0101 | 0000010  | æ     | æ     | 66                     | 333            | 333             | —                       | ∞         | ∞         | ∞         |
| s8h                              | 0101 | 0000011  | æ     | æ     | 66                     | 333            | 500             | —                       | —         | ∞         | ∞         |
| s9h                              | 0101 | 0000100  | æ     | æ     | 66                     | 333            | 667             | —                       | —         | —         | ∞         |
| c1h                              | æ    | æ        | 00101 | 0     | 66                     | —              | —               | 333                     | ∞         | ∞         | ∞         |
| c2h                              | æ    | æ        | 00110 | 0     | 66                     | —              | —               | 400                     | ∞         | ∞         | ∞         |
| c3h                              | æ    | æ        | 00111 | 0     | 66                     | —              | —               | 466                     | —         | ∞         | ∞         |
| c4h                              | æ    | æ        | 01000 | 0     | 66                     | —              | —               | 533                     | —         | ∞         | ∞         |
| c5h                              | æ    | æ        | 01001 | 0     | 66                     | —              | —               | 600                     | —         | —         | ∞         |

**Note:**

1. The Conf No. consist of prefix, an index and a postfix. The prefix “s” and “c” stands for “sysset” and “ce” respectively. The postfix “h” stands for “high input clock.”The index is a serial number.

The following steps describe how to use above table. See [Example 1](#).

2. Choose the up or down sections in the table according to input clock rate 33 MHz or 66 MHz.
3. Select a suitable CSB and core clock rates from [Table 76](#). Copy the SPMF and CORE PLL configuration bits.
4. Select a suitable QUICC Engine block clock rate from [Table 76](#). Copy the CEPMPF and CEPDF configuration bits.
5. Insert the chosen SPMF, COREPLL, CEPMPF and CEPDF to the RCWL fields, respectively.

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_B$  = board temperature at the package perimeter (°C)

$R_{\theta JA}$  = junction to board thermal resistance (°C/W) per JESD51-8

$P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

## 22.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_T$  = thermocouple temperature on top of package (°C)

$\Psi_{JT}$  = junction-to-ambient thermal resistance (°C/W)

$P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 22.2.4 Heat Sinks and Junction-to-Ambient Thermal Resistance

In some application environments, a heat sink is required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

$R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

$R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the airflow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, airflow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

### 22.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_C$  = case temperature of the package (°C)

$R_{\theta JC}$  = junction to case thermal resistance (°C/W)

$P_D$  = power dissipation (W)

## 23 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8360E/58E. Additional information can be found in *MPC8360E/MPC8358E PowerQUICC Design Checklist* (AN3097).

### 23.1 System Clocking

The device includes two PLLs, as follows.

- The platform PLL (AV<sub>DD1</sub>) generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in [Section 21.1, “System PLL Configuration.”](#)
- The e300 core PLL (AV<sub>DD2</sub>) generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in [Section 21.2, “Core PLL Configuration.”](#)

### 23.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD1</sub>, AV<sub>DD2</sub>, respectively). The AV<sub>DD</sub> level should always be equivalent to V<sub>DD</sub>, and preferably these voltages are derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in [Figure 56](#), one to each of the five AV<sub>DD</sub> pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV<sub>DD</sub> pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV<sub>DD</sub> pin, which is on the periphery of package, without the inductance of vias.

## 23.7 Pull-Up Resistor Requirements

The device requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins, Ethernet Management MDIO pin, and EPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, see *MPC8360E/MPC8358E PowerQUICC Design Checklist* (AN3097).

## 24 Ordering Information

### 24.1 Part Numbers Fully Addressed by this Document

This table provides the Freescale part numbering nomenclature for the MPC8360E/58E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. Additionally to the processor frequency, the part numbering scheme also includes an application modifier, which may specify special application conditions. Each part number also contains a revision code that refers to the die mask revision number.

**Table 80. Part Numbering Nomenclature<sup>1</sup>**

| <i>MPC</i>                  | <i>nnnn</i>     | <i>e</i>                             | <i>t</i>                                                                                                   | <i>pp</i>                        | <i>aa</i>                                                       | <i>a</i>                   | <i>a</i>                   | <i>A</i>             |
|-----------------------------|-----------------|--------------------------------------|------------------------------------------------------------------------------------------------------------|----------------------------------|-----------------------------------------------------------------|----------------------------|----------------------------|----------------------|
| Product Code                | Part Identifier | Encryption Acceleration              | Temperature Range                                                                                          | Package <sup>2</sup>             | Processor Frequency <sup>3</sup>                                | Platform Frequency         | QUICC Engine Frequency     | Die Revision         |
| MPC                         | 8358            | Blank = not included<br>E = included | Blank = 0° C T <sub>A</sub> to 105° C T <sub>J</sub><br>C = -40° C T <sub>A</sub> to 105° C T <sub>J</sub> | ZU = TBGA<br>VV = TBGA (no lead) | e300 core speed<br>AD = 266 MHz<br>AG = 400 MHz                 | D = 266 MHz                | E = 300 MHz<br>G = 400 MHz | A = rev. 2.1 silicon |
|                             | 8360            |                                      |                                                                                                            |                                  | e300 core speed<br>AG = 400 MHz<br>AJ = 533 MHz<br>AL = 667 MHz | D = 266 MHz<br>F = 333 MHz | G = 400 MHz<br>H = 500 MHz | A = rev. 2.1 silicon |
| MPC (rev. 2.0 silicon only) | 8360            | Blank = not included<br>E = included | 0° C T <sub>A</sub> to 70° C T <sub>J</sub>                                                                | ZU = TBGA<br>VV = TBGA (no lead) | e300 core speed<br>AH = 500 MHz<br>AL = 667 MHz                 | F = 333 MHz                | G = 400 MHz<br>H = 500 MHz | —                    |

**Notes:**

- Not all processor, platform, and QUICC Engine block frequency combinations are supported. For available frequency combinations, contact your local Freescale sales office or authorized distributor.
- See [Section 20, "Package and Pin Listings,"](#) for more information on available package types.
- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

This table shows the SVR settings by device and package type.

**Table 81. SVR Settings**

| Device   | Package | SVR (Rev. 2.0) | SVR (Rev. 2.1) |
|----------|---------|----------------|----------------|
| MPC8360E | TBGA    | 0x8048_0020    | 0x8048_0021    |
| MPC8360  | TBGA    | 0x8049_0020    | 0x8049_0021    |

**Table 81. SVR Settings (continued)**

| Device   | Package | SVR<br>(Rev. 2.0) | SVR<br>(Rev. 2.1) |
|----------|---------|-------------------|-------------------|
| MPC8358E | TBGA    | 0x804A_0020       | 0x804A_0021       |
| MPC8358  | TBGA    | 0x804B_0020       | 0x804B_0021       |

## 25 Document Revision History

This table provides a revision history for this document.

**Table 82. Revision History**

| Rev.<br>Number | Date    | Substantive Change(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|----------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 5              | 09/2011 | <ul style="list-style-type: none"> <li>• <a href="#">Section 2.2.1, "Power-Up Sequencing"</a>, added the current limitation "3A to 5A" for the excessive current.</li> <li>• <a href="#">Section 2.1.2, "Power Supply Voltage Specification"</a>, Updated the Characteristic for TBGA (MPC8358 &amp; MPC8360 Device) with specific frequency for Core and PLL voltages.</li> <li>• Added table footnote 3 to <a href="#">Table 2</a>.</li> <li>• Applied table footnotes 1 and 2 to <a href="#">Table 10</a>.</li> <li>• Removed table footnotes from <a href="#">Table 19</a>.</li> <li>• Applied table footnote 8 to the last row of <a href="#">Table 40</a>.</li> <li>• Applied table footnotes 8 and 9 to <a href="#">Table 41</a>.</li> <li>• Applied table footnotes 2 and 3 to <a href="#">Table 45</a>.</li> <li>• Removed table footnotes from <a href="#">Table 46</a>.</li> <li>• Applied table footnote to last three rows of <a href="#">Table 65</a>.</li> </ul> |
| 4              | 01/2011 | <ul style="list-style-type: none"> <li>• Updated references to the LCRR register throughout</li> <li>• Removed references to DDR DLL mode in <a href="#">Section 6.2.2, "DDR and DDR2 SDRAM Output AC Timing Specifications"</a>.</li> <li>• Changed "Junction-to-Case" to "Junction-to-Ambient" in <a href="#">Section 22.2.4, "Heat Sinks and Junction-to-Ambient Thermal Resistance"</a>, and <a href="#">Table 78, "Heat Sinks and Junction-to-Ambient Thermal Resistance of TBGA Package"</a>, titles.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or  
+1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064  
Japan  
0120 191014 or  
+81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor  
Literature Distribution Center  
1-800 441-2447 or  
+1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QUICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.  
© 2011 Freescale Semiconductor, Inc.

