



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                                                 |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                        |
| Core Processor                  | PowerPC e300                                                                                                                                                    |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                                                                                                                  |
| Speed                           | 266MHz                                                                                                                                                          |
| Co-Processors/DSP               | Communications; QUICC Engine, Security; SEC                                                                                                                     |
| RAM Controllers                 | DDR, DDR2                                                                                                                                                       |
| Graphics Acceleration           | No                                                                                                                                                              |
| Display & Interface Controllers | -                                                                                                                                                               |
| Ethernet                        | 10/100/1000Mbps (1)                                                                                                                                             |
| SATA                            | -                                                                                                                                                               |
| USB                             | USB 1.x (1)                                                                                                                                                     |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V                                                                                                                                                |
| Operating Temperature           | -40°C ~ 105°C (TA)                                                                                                                                              |
| Security Features               | Cryptography, Random Number Generator                                                                                                                           |
| Package / Case                  | 740-LBGA                                                                                                                                                        |
| Supplier Device Package         | 740-TBGA (37.5x37.5)                                                                                                                                            |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358ecvvaddea">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358ecvvaddea</a> |

- Eight TDM interfaces on the MPC8360E and four TDM interfaces on the MPC8358E with 1-bit mode for E3/T3 rates in clear channel
- Sixteen independent baud rate generators and 30 input clock pins for supplying clocks to UCC and MCC serial channels (MCC is only available on the MPC8360E)
- Four independent 16-bit timers that can be interconnected as four 32-bit timers
- Interworking functionality:
  - Layer 2 10/100-Base T Ethernet switch
  - ATM-to-ATM switching (AAL0, 2, 5)
  - Ethernet-to-ATM switching with L3/L4 support
  - PPP interworking
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, 802.11i®, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs).
  - Public key execution unit (PKEU) supporting the following:
    - RSA and Diffie-Hellman
    - Programmable field size up to 2048 bits
    - Elliptic curve cryptography
    - F2m and F(p) modes
    - Programmable field size up to 511 bits
  - Data encryption standard execution unit (DEU)
    - DES, 3DES
    - Two key (K1, K2) or three key (K1, K2, K3)
    - ECB and CBC modes for both DES and 3DES
  - Advanced encryption standard unit (AESU)
    - Implements the Rijndael symmetric key cipher
    - Key lengths of 128, 192, and 256 bits, two key
    - ECB, CBC, CCM, and counter modes
  - ARC four execution unit (AFEU)
    - Implements a stream cipher compatible with the RC4 algorithm
    - 40- to 128-bit programmable key
  - Message digest execution unit (MDEU)
    - SHA with 160-, 224-, or 256-bit message digest
    - MD5 with 128-bit message digest
    - HMAC with either SHA or MD5 algorithm
  - Random number generator (RNG)
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Static and/or dynamic assignment of crypto-execution units via an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
  - Storage/NAS XOR parity generation accelerator for RAID applications
- Dual DDR SDRAM memory controllers on the MPC8360E and a single DDR SDRAM memory controller on the MPC8358E
  - Programmable timing supporting both DDR1 and DDR2 SDRAM
  - On the MPC8360E, the DDR buses can be configured as two 32-bit buses or one 64-bit bus; on the MPC8358E, the DDR bus can be configured as a 32- or 64-bit bus
  - 32- or 64-bit data interface, up to 333 MHz (for the MPC8360E) and 266 MHz (for the MPC8358E) data rate
  - Four banks of memory, each up to 1 Gbyte

**Table 1. Absolute Maximum Ratings<sup>1</sup> (continued)**

| Characteristic            | Symbol           | Max Value  | Unit | Notes |
|---------------------------|------------------|------------|------|-------|
| Storage temperature range | T <sub>STG</sub> | –55 to 150 | °C   | —     |

**Notes:**

- Functional and tested operating conditions are given in [Table 2](#). Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution:** MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- Caution:** OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- (M,L,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in [Figure 3](#).
- OV<sub>IN</sub> on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in [Figure 4](#).

## 2.1.2 Power Supply Voltage Specification

This table provides the recommended operating conditions for the device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

**Table 2. Recommended Operating Conditions**

| Characteristic                                                                                                                                                                                                                                                                                                                       | Symbol                             | Recommended Value                | Unit | Notes |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|----------------------------------|------|-------|
| Core and PLL supply voltage for<br><br>MPC8358 Device Part Number with<br>Processor Frequency label of AD=266MHz and AG=400MHz &<br>QUICC Engine Frequency label of E=300MHz & G=400MHz<br><br>MPC8360 Device Part Number with<br>Processor Frequency label of AG=400MHz and AJ=533MHz &<br>QUICC Engine Frequency label of G=400MHz | V <sub>DD</sub> & AV <sub>DD</sub> | 1.2 V ± 60 mV                    | V    | 1, 3  |
| Core and PLL supply voltage for<br><br>MPC8360 Device Part Number with<br>Processor Frequency label of AL=667MHz and QUICC Engine<br>Frequency label of H=500MHz                                                                                                                                                                     | V <sub>DD</sub> & AV <sub>DD</sub> | 1.3 V ± 50 mV                    | V    | 1, 3  |
| DDR and DDR2 DRAM I/O supply voltage<br><br>DDR<br>DDR2                                                                                                                                                                                                                                                                              | GV <sub>DD</sub>                   | 2.5 V ± 125 mV<br>1.8 V ± 90 mV  | V    | —     |
| Three-speed Ethernet I/O supply voltage                                                                                                                                                                                                                                                                                              | LV <sub>DD0</sub>                  | 3.3 V ± 330 mV<br>2.5 V ± 125 mV | V    | —     |
| Three-speed Ethernet I/O supply voltage                                                                                                                                                                                                                                                                                              | LV <sub>DD1</sub>                  | 3.3 V ± 330 mV<br>2.5 V ± 125 mV | V    | —     |
| Three-speed Ethernet I/O supply voltage                                                                                                                                                                                                                                                                                              | LV <sub>DD2</sub>                  | 3.3 V ± 330 mV<br>2.5 V ± 125 mV | V    | —     |

## 5.2 RESET AC Electrical Characteristics

This section describes the AC electrical specifications for the reset initialization timing requirements of the device. This table provides the reset initialization AC timing specifications for the DDR SDRAM component(s).

**Table 11. RESET Initialization Timing Specifications**

| Parameter/Condition                                                                                                                                                            | Min | Max | Unit                       | Notes |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|----------------------------|-------|
| Required assertion time of $\overline{\text{HRESET}}$ or $\overline{\text{SRESET}}$ (input) to activate reset flow                                                             | 32  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Required assertion time of $\overline{\text{PORESET}}$ with stable clock applied to CLKIN when the device is in PCI host mode                                                  | 32  | —   | $t_{\text{CLKIN}}$         | 2     |
| Required assertion time of $\overline{\text{PORESET}}$ with stable clock applied to PCI_SYNC_IN when the device is in PCI agent mode                                           | 32  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| $\overline{\text{HRESET}}/\overline{\text{SRESET}}$ assertion (output)                                                                                                         | 512 | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| $\overline{\text{HRESET}}$ negation to $\overline{\text{SRESET}}$ negation (output)                                                                                            | 16  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{\text{PORESET}}$ when the device is in PCI host mode  | 4   | —   | $t_{\text{CLKIN}}$         | 2     |
| Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{\text{PORESET}}$ when the device is in PCI agent mode | 4   | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Input hold time for POR config signals with respect to negation of $\overline{\text{HRESET}}$                                                                                  | 0   | —   | ns                         | —     |
| Time for the device to turn off POR config signals with respect to the assertion of $\overline{\text{HRESET}}$                                                                 | —   | 4   | ns                         | 3     |
| Time for the device to turn on POR config signals with respect to the negation of $\overline{\text{HRESET}}$                                                                   | 1   | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1, 3  |

**Notes:**

1.  $t_{\text{PCI\_SYNC\_IN}}$  is the clock period of the input clock applied to PCI\_SYNC\_IN. When the device is in PCI host mode the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.
2.  $t_{\text{CLKIN}}$  is the clock period of the input clock applied to CLKIN. It is only valid when the device is in PCI host mode. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.
3. POR config signals consists of CFG\_RESET\_SOURCE[0:2] and CFG\_CLKIN\_DIV.

This table provides the PLL and DLL lock times.

**Table 12. PLL and DLL Lock Times**

| Parameter/Condition | Min  | Max     | Unit           | Notes |
|---------------------|------|---------|----------------|-------|
| PLL lock times      | —    | 100     | $\mu\text{s}$  | —     |
| DLL lock times      | 7680 | 122,880 | csb_clk cycles | 1, 2  |

**Notes:**

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
2. The csb\_clk is determined by the CLKIN and system PLL ratio. See [Section 21, "Clocking,"](#) for more information.

## 6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR2 SDRAM component(s) of the device when  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$ .

**Table 14. DDR2 SDRAM DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$**

| Parameter/Condition                                      | Symbol     | Min                   | Max                   | Unit          | Notes |
|----------------------------------------------------------|------------|-----------------------|-----------------------|---------------|-------|
| I/O supply voltage                                       | $GV_{DD}$  | 1.71                  | 1.89                  | V             | 1     |
| I/O reference voltage                                    | $MV_{REF}$ | $0.49 \times GV_{DD}$ | $0.51 \times GV_{DD}$ | V             | 2     |
| I/O termination voltage                                  | $V_{TT}$   | $MV_{REF} - 0.04$     | $MV_{REF} + 0.04$     | V             | 3     |
| Input high voltage                                       | $V_{IH}$   | $MV_{REF} + 0.125$    | $GV_{DD} + 0.3$       | V             | —     |
| Input low voltage                                        | $V_{IL}$   | -0.3                  | $MV_{REF} - 0.125$    | V             | —     |
| Output leakage current                                   | $I_{OZ}$   | —                     | $\pm 10$              | $\mu\text{A}$ | 4     |
| Output high current ( $V_{OUT} = 1.420 \text{ V}$ )      | $I_{OH}$   | -13.4                 | —                     | mA            | —     |
| Output low current ( $V_{OUT} = 0.280 \text{ V}$ )       | $I_{OL}$   | 13.4                  | —                     | mA            | —     |
| $MV_{REF}$ input leakage current                         | $I_{VREF}$ | —                     | $\pm 10$              | $\mu\text{A}$ | —     |
| Input current ( $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ ) | $I_{IN}$   | —                     | $\pm 10$              | $\mu\text{A}$ | —     |

**Notes:**

- $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.
- $MV_{REF}$  is expected to equal  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  cannot exceed  $\pm 2\%$  of the DC value.
- $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to equal  $MV_{REF}$ . This rail should track variations in the DC level of  $MV_{REF}$ .
- Output leakage is measured with all outputs disabled,  $0 \text{ V} \leq V_{OUT} \leq GV_{DD}$ .

This table provides the DDR2 capacitance when  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$ .

**Table 15. DDR2 SDRAM Capacitance for  $GV_{DD}(\text{typ})=1.8 \text{ V}$**

| Parameter/Condition                                       | Symbol    | Min | Max | Unit | Notes |
|-----------------------------------------------------------|-----------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS, $\overline{DQS}$       | $C_{IO}$  | 6   | 8   | pF   | 1     |
| Delta input/output capacitance: DQ, DQS, $\overline{DQS}$ | $C_{DIO}$ | —   | 0.5 | pF   | 1     |

**Note:**

- This parameter is sampled.  $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$ ,  $f = 1 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

This table provides the recommended operating conditions for the DDR SDRAM component(s) of the device when  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$ .

**Table 16. DDR SDRAM DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$**

| Parameter/Condition     | Symbol     | Min                   | Max                   | Unit | Notes |
|-------------------------|------------|-----------------------|-----------------------|------|-------|
| I/O supply voltage      | $GV_{DD}$  | 2.375                 | 2.625                 | V    | 1     |
| I/O reference voltage   | $MV_{REF}$ | $0.49 \times GV_{DD}$ | $0.51 \times GV_{DD}$ | V    | 2     |
| I/O termination voltage | $V_{TT}$   | $MV_{REF} - 0.04$     | $MV_{REF} + 0.04$     | V    | 3     |

**Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Source Synchronous Mode (continued)**


At recommended operating conditions with  $GV_{DD}$  of (1.8 V or 2.5 V)  $\pm$  5%.

| Parameter <sup>8</sup> | Symbol <sup>1</sup> | Min  | Max | Unit | Notes |
|------------------------|---------------------|------|-----|------|-------|
| MDQS epilogue end      | $t_{DDKHME}$        | -0.6 | 0.9 | ns   | 7     |

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,  $t_{DDKHAS}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also,  $t_{DDKLDX}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- All MCK/MCK referenced measurements are made from the crossing of the two signals  $\pm 0.1$  V.
- In the source synchronous mode, MCK/MCK can be shifted in  $\frac{1}{4}$  applied cycle increments through the clock control register. For the skew measurements referenced for  $t_{AOSKEW}$  it is assumed that the clock adjustment is set to align the address/command valid with the rising edge of MCK.
- ADDR/CMD includes all DDR SDRAM output signals except  $MCK/\overline{MCK}$ ,  $\overline{MCS}$ , and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by  $\frac{1}{2}$  applied cycle.
- Note that  $t_{DDKMHM}$  follows the symbol conventions described in note 1. For example,  $t_{DDKMHM}$  describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH).  $t_{DDKMHM}$  can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. In source synchronous mode, this is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the device.
- All outputs are referenced to the rising edge of MCK(n) at the pins of the device. Note that  $t_{DDKHMP}$  follows the symbol conventions described in note 1.
- AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.
- In rev. 2.0 silicon,  $t_{DDKMHM}$  maximum meets the specification of 0.6 ns. In rev. 2.0 silicon, due to errata,  $t_{DDKMHM}$  minimum is -0.9 ns. Refer to Errata DDR18 in *Chip Errata for the MPC8360E, Rev. 1*.

This figure shows the DDR SDRAM output timing for address skew with respect to any MCK.



**Figure 7. Timing Diagram for  $t_{AOSKEW}$  Measurement**

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8360E/58E.

### 7.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface of the device.

**Table 23. DUART DC Electrical Characteristics**

| Parameter                                        | Symbol   | Min             | Max             | Unit    | Notes |
|--------------------------------------------------|----------|-----------------|-----------------|---------|-------|
| High-level input voltage                         | $V_{IH}$ | 2               | $OV_{DD} + 0.3$ | V       | —     |
| Low-level input voltage $OV_{DD}$                | $V_{IL}$ | -0.3            | 0.8             | V       | —     |
| High-level output voltage, $I_{OH} = -100 \mu A$ | $V_{OH}$ | $OV_{DD} - 0.4$ | —               | V       | —     |
| Low-level output voltage, $I_{OL} = 100 \mu A$   | $V_{OL}$ | —               | 0.2             | V       | —     |
| Input current ( $0 V \leq V_{IN} \leq OV_{DD}$ ) | $I_{IN}$ | —               | $\pm 10$        | $\mu A$ | 1     |

**Note:**

- Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).

### 7.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface of the device.

**Table 24. DUART AC Timing Specifications**

| Parameter         | Value      | Unit | Notes |
|-------------------|------------|------|-------|
| Minimum baud rate | 256        | baud | —     |
| Maximum baud rate | >1,000,000 | baud | 1     |
| Oversample rate   | 16         | —    | 2     |

**Notes:**

- Actual attainable baud rate is limited by the latency of interrupt processing.
- The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each sixteenth sample.

## 8 UCC Ethernet Controller: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.

### 8.1 Three-Speed Ethernet Controller (10/100/1000 Mbps)—GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), MII (media independent interface), RMII (reduced media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The MII, RMII, GMII, and TBI interfaces are only defined for 3.3 V, while the RGMII and RTBI interfaces are only defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet



Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for the MDIO and MDC are specified in [Section 8.3, “Ethernet Management Interface Electrical Characteristics.”](#)

## 8.1.1 10/100/1000 Ethernet DC Electrical Characteristics

The electrical characteristics specified here apply to media independent interface (MII), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), reduced media independent interface (RMII) signals, management data input/output (MDIO) and management data clock (MDC).

The MII and RMII interfaces are defined for 3.3 V, while the RGMII and RTBI interfaces can be operated at 2.5 V. The RGMII and RTBI interfaces follow the *Reduced Gigabit Media-Independent Interface (RGMII) Specification Version 1.3*. The RMII interface follows the *RMII Consortium RMII Specification Version 1.2*.

**Table 25. RGMII/RTBI, GMII, TBI, MII, and RMII DC Electrical Characteristics (when operating at 3.3 V)**

| Parameter            | Symbol   | Conditions                            |                       | Min  | Max            | Unit          | Notes |
|----------------------|----------|---------------------------------------|-----------------------|------|----------------|---------------|-------|
| Supply voltage 3.3 V | $V_{DD}$ | —                                     |                       | 2.97 | 3.63           | V             | 1     |
| Output high voltage  | $V_{OH}$ | $I_{OH} = -4.0 \text{ mA}$            | $V_{DD} = \text{Min}$ | 2.40 | $V_{DD} + 0.3$ | V             | —     |
| Output low voltage   | $V_{OL}$ | $I_{OL} = 4.0 \text{ mA}$             | $V_{DD} = \text{Min}$ | GND  | 0.50           | V             | —     |
| Input high voltage   | $V_{IH}$ | —                                     | —                     | 2.0  | $V_{DD} + 0.3$ | V             | —     |
| Input low voltage    | $V_{IL}$ | —                                     | —                     | -0.3 | 0.90           | V             | —     |
| Input current        | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq V_{DD}$ |                       | —    | $\pm 10$       | $\mu\text{A}$ | —     |

**Note:**

1. GMII/II pins that are not needed for RGMII, RMII, or RTBI operation are powered by the  $OV_{DD}$  supply.

**Table 26. RGMII/RTBI DC Electrical Characteristics (when operating at 2.5 V)**

| Parameters           | Symbol   | Conditions                            |                       | Min       | Max            | Unit          |
|----------------------|----------|---------------------------------------|-----------------------|-----------|----------------|---------------|
| Supply voltage 2.5 V | $V_{DD}$ | —                                     |                       | 2.37      | 2.63           | V             |
| Output high voltage  | $V_{OH}$ | $I_{OH} = -1.0 \text{ mA}$            | $V_{DD} = \text{Min}$ | 2.00      | $V_{DD} + 0.3$ | V             |
| Output low voltage   | $V_{OL}$ | $I_{OL} = 1.0 \text{ mA}$             | $V_{DD} = \text{Min}$ | GND - 0.3 | 0.40           | V             |
| Input high voltage   | $V_{IH}$ | —                                     | $V_{DD} = \text{Min}$ | 1.7       | $V_{DD} + 0.3$ | V             |
| Input low voltage    | $V_{IL}$ | —                                     | $V_{DD} = \text{Min}$ | -0.3      | 0.70           | V             |
| Input current        | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq V_{DD}$ |                       | —         | $\pm 10$       | $\mu\text{A}$ |

## 8.2 GMII, MII, RMII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

### 8.2.1 GMII Timing Specifications

This sections describe the GMII transmit and receive AC timing specifications.



## 8.2.4.2 TBI Receive AC Timing Specifications

This table provides the TBI receive AC timing specifications.

**Table 34. TBI Receive AC Timing Specifications**


At recommended operating conditions with LV<sub>DD</sub>/OV<sub>DD</sub> of 3.3 V ± 10%.

| Parameter/Condition                                                    | Symbol <sup>1</sup> | Min | Typ  | Max | Unit | Notes |
|------------------------------------------------------------------------|---------------------|-----|------|-----|------|-------|
| PMA_RX_CLK clock period                                                | $t_{TRX}$           | —   | 16.0 | —   | ns   | —     |
| PMA_RX_CLK skew                                                        | $t_{SKTRX}$         | 7.5 | —    | 8.5 | ns   | —     |
| RX_CLK duty cycle                                                      | $t_{TRXH}/t_{TRX}$  | 40  | —    | 60  | %    | —     |
| RCG[9:0] setup time to rising PMA_RX_CLK                               | $t_{TRDVKH}$        | 2.5 | —    | —   | ns   | 2     |
| RCG[9:0] hold time to rising PMA_RX_CLK                                | $t_{TRDXKH}$        | 1.0 | —    | —   | ns   | 2     |
| RX_CLK clock rise time, V <sub>IL</sub> (min) to V <sub>IH</sub> (max) | $t_{TRXR}$          | 0.7 | —    | 2.4 | ns   | —     |
| RX_CLK clock fall time, V <sub>IH</sub> (max) to V <sub>IL</sub> (min) | $t_{TRXF}$          | 0.7 | —    | 2.4 | ns   | —     |

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{TRDVKH}$  symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{TRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{TRDXKH}$  symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{TRX}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{TRX}$  represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
2. Setup and hold time of even numbered RCG are measured from rising edge of PMA\_RX\_CLK1. Setup and hold time of odd numbered RCG are measured from rising edge of PMA\_RX\_CLK0.

This figure shows the TBI receive AC timing diagram.



**Figure 19. TBI Receive AC Timing Diagram**

These figures show the local bus signals.




Figure 23. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)




Figure 24. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)

## 17 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8360E/58E.

### 17.1 TDM/SI DC Electrical Characteristics

This table provides the DC electrical characteristics for the device TDM/SI.

**Table 57. TDM/SI DC Electrical Characteristics**

| Characteristic      | Symbol   | Condition                              | Min  | Max             | Unit          |
|---------------------|----------|----------------------------------------|------|-----------------|---------------|
| Output high voltage | $V_{OH}$ | $I_{OH} = -2.0 \text{ mA}$             | 2.4  | —               | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 3.2 \text{ mA}$              | —    | 0.5             | V             |
| Input high voltage  | $V_{IH}$ | —                                      | 2.0  | $OV_{DD} + 0.3$ | V             |
| Input low voltage   | $V_{IL}$ | —                                      | -0.3 | 0.8             | V             |
| Input current       | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ | —    | $\pm 10$        | $\mu\text{A}$ |

### 17.2 TDM/SI AC Timing Specifications

This table provides the TDM/SI input and output AC timing specifications.


**Table 58. TDM/SI AC Timing Specifications<sup>1</sup>**

| Characteristic                                | Symbol <sup>2</sup> | Min | Max <sup>3</sup> | Unit |
|-----------------------------------------------|---------------------|-----|------------------|------|
| TDM/SI outputs—External clock delay           | $t_{SEKHOV}$        | 2   | 10               | ns   |
| TDM/SI outputs—External clock high impedance  | $t_{SEKHOX}$        | 2   | 10               | ns   |
| TDM/SI inputs—External clock input setup time | $t_{SEIVKH}$        | 5   | —                | ns   |
| TDM/SI inputs—External clock input hold time  | $t_{SEIXKH}$        | 2   | —                | ns   |

**Notes:**

- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{SEKHOX}$  symbolizes the TDM/SI outputs external timing (SE) for the time  $t_{TDM/SI}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- Timings are measured from the positive or negative edge of the clock, according to SIxMR [CE] and SITXCEI[TXCEIx]. Refer *MPC8360E Integrated Communications Processor Reference Manual* for more details.

This figure provides the AC test load for the TDM/SI.



**Figure 44. TDM/SI AC Test Load**

Figure 45 represents the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure depicts the mechanical dimensions and bottom surface nomenclature of the device, 740-TBGA package.



Table 66. MPC8360E TBGA Pinout Listing (continued)

| Signal                                                 | Package Pin Number                                                                                                           | Pin Type | Power Supply      | Notes |
|--------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|----------|-------------------|-------|
| MEMC1_MCKE[0:1]                                        | AL32, AU33                                                                                                                   | O        | GV <sub>DD</sub>  | 3     |
| MEMC1_MCK[0:1]                                         | AK37, AT37                                                                                                                   | O        | GV <sub>DD</sub>  | —     |
| MEMC1_MCK[2:3]/<br>MEMC2_MCK[0:1]                      | AN1, AR2                                                                                                                     | O        | GV <sub>DD</sub>  | —     |
| MEMC1_MCK[4:5]/<br>MEMC2_MCKE[0:1]                     | AN25, AK1                                                                                                                    | O        | GV <sub>DD</sub>  | —     |
| MEMC1_MCK[0:1]                                         | AL37, AT36                                                                                                                   | O        | GV <sub>DD</sub>  | —     |
| MEMC1_MCK[2:3]/<br>MEMC2_MCK[0:1]                      | AP2, AT2                                                                                                                     | O        | GV <sub>DD</sub>  | —     |
| MEMC1_MCK[4]/<br>MEMC2_MDM[8]                          | AN24                                                                                                                         | O        | GV <sub>DD</sub>  | —     |
| MEMC1_MCK[5]/<br>MEMC2_MDQS[8]                         | AL1                                                                                                                          | O        | GV <sub>DD</sub>  | —     |
| MDIC[0:1]                                              | AH6, AP30                                                                                                                    | I/O      | GV <sub>DD</sub>  | 10    |
| <b>Secondary DDR SDRAM Memory Controller Interface</b> |                                                                                                                              |          |                   |       |
| MEMC2_MECC[0:7]                                        | AN16, AP18, AM16, AM17, AN17, AP13, AP15,<br>AN13                                                                            | I/O      | GV <sub>DD</sub>  | —     |
| MEMC2_MBA[0:2]                                         | AU12, AU15, AU13                                                                                                             | O        | GV <sub>DD</sub>  | —     |
| MEMC2_MA[0:14]                                         | AT12, AP11, AT13, AT14, AR13, AR15, AR16,<br>AT16, AT18, AT17, AP10, AR20, AR17, AR14,<br>AR11                               | O        | GV <sub>DD</sub>  | —     |
| MEMC2_MWE                                              | AU10                                                                                                                         | O        | GV <sub>DD</sub>  | —     |
| MEMC2_MRAS                                             | AT11                                                                                                                         | O        | GV <sub>DD</sub>  | —     |
| MEMC2_MCAS                                             | AU11                                                                                                                         | O        | GV <sub>DD</sub>  | —     |
| <b>PCI</b>                                             |                                                                                                                              |          |                   |       |
| PCI_INTA/IRQ_OUT/CE_PF[5]                              | A20                                                                                                                          | I/O      | LV <sub>DD2</sub> | 2     |
| PCI_RESET_OUT/CE_PF[6]                                 | E19                                                                                                                          | I/O      | LV <sub>DD2</sub> | —     |
| PCI_AD[31:30]/CE_PG[31:30]                             | D20, D21                                                                                                                     | I/O      | LV <sub>DD2</sub> | —     |
| PCI_AD[29:25]/CE_PG[29:25]                             | A24, B23, C23, E23, A26                                                                                                      | I/O      | OV <sub>DD</sub>  | —     |
| PCI_AD[24]/CE_PG[24]                                   | B21                                                                                                                          | I/O      | LV <sub>DD2</sub> | —     |
| PCI_AD[23:0]/CE_PG[23:0]                               | C24, C25, D25, B25, E24, F24, A27, A28, F27, A30,<br>C30, D30, E29, B31, C31, D31, D32, A32, C33,<br>B33, F30, E31, A34, D33 | I/O      | OV <sub>DD</sub>  | —     |
| PCI_C/BE[3:0]/CE_PF[10:7]                              | E22, B26, E28, F28                                                                                                           | I/O      | OV <sub>DD</sub>  | —     |
| PCI_PAR/CE_PF[11]                                      | D28                                                                                                                          | I/O      | OV <sub>DD</sub>  | —     |
| PCI_FRAME/CE_PF[12]                                    | D26                                                                                                                          | I/O      | OV <sub>DD</sub>  | 5     |
| PCI_TRDY/CE_PF[13]                                     | C27                                                                                                                          | I/O      | OV <sub>DD</sub>  | 5     |
| PCI_IRDY/CE_PF[14]                                     | C28                                                                                                                          | I/O      | OV <sub>DD</sub>  | 5     |
| PCI_STOP/CE_PF[15]                                     | B28                                                                                                                          | I/O      | OV <sub>DD</sub>  | 5     |

Table 66. MPC8360E TBGA Pinout Listing (continued)

| Signal                        | Package Pin Number                                                                                                                 | Pin Type | Power Supply       | Notes |
|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------|----------|--------------------|-------|
| CE_PA[22]                     | AF3                                                                                                                                | I/O      | OV <sub>DD</sub>   | —     |
| CE_PA[23:26]                  | C18, D18, E18, A18                                                                                                                 | I/O      | LV <sub>DD</sub> 1 | —     |
| CE_PA[27:28]                  | AF2, AE6                                                                                                                           | I/O      | OV <sub>DD</sub>   | —     |
| CE_PA[29]                     | B19                                                                                                                                | I/O      | LV <sub>DD</sub> 1 | —     |
| CE_PA[30]                     | AE5                                                                                                                                | I/O      | OV <sub>DD</sub>   | —     |
| CE_PA[31]                     | F16                                                                                                                                | I/O      | LV <sub>DD</sub> 1 | —     |
| CE_PB[0:27]                   | AE2, AE1, AD5, AD3, AD2, AC6, AC5, AC4, AC2, AC1, AB5, AB4, AB3, AB1, AA6, AA4, AA2, Y6, Y4, Y3, Y2, Y1, W6, W5, W2, V5, V3, V2    | I/O      | OV <sub>DD</sub>   | —     |
| CE_PC[0:1]                    | V1, U6                                                                                                                             | I/O      | OV <sub>DD</sub>   | —     |
| CE_PC[2:3]                    | C16, A15                                                                                                                           | I/O      | LV <sub>DD</sub> 1 | —     |
| CE_PC[4:6]                    | U4, U3, T6                                                                                                                         | I/O      | OV <sub>DD</sub>   | —     |
| CE_PC[7]                      | C19                                                                                                                                | I/O      | LV <sub>DD</sub> 2 | —     |
| CE_PC[8:9]                    | A4, C5                                                                                                                             | I/O      | LV <sub>DD</sub> 0 | —     |
| CE_PC[10:30]                  | T5, T4, T2, T1, R5, R3, R1, C11, D12, F13, B10, C10, E12, A9, B8, D10, A14, E15, B14, D15, AH2                                     | I/O      | OV <sub>DD</sub>   | —     |
| CE_PD[0:27]                   | E11, D9, C8, F11, A7, E9, C7, A6, F10, B6, D7, E8, B5, A5, C2, E4, F5, B1, D2, G5, D1, E2, H6, F3, E1, F2, G3, H4                  | I/O      | OV <sub>DD</sub>   | —     |
| CE_PE[0:31]                   | K3, J2, F1, G2, J5, H3, G1, H2, K6, J3, K5, K4, L6, P6, P4, P3, P1, N4, N5, N2, N1, M2, M3, M5, M6, L1, L2, L4, E14, C13, C14, B13 | I/O      | OV <sub>DD</sub>   | —     |
| CE_PF[0:3]                    | F14, D13, A12, A11                                                                                                                 | I/O      | OV <sub>DD</sub>   | —     |
| <b>Clocks</b>                 |                                                                                                                                    |          |                    |       |
| PCI_CLK_OUT[0]/CE_PF[26]      | B22                                                                                                                                | I/O      | LV <sub>DD</sub> 2 | —     |
| PCI_CLK_OUT[1:2]/CE_PF[27:28] | D22, A23                                                                                                                           | I/O      | OV <sub>DD</sub>   | —     |
| CLKIN                         | E37                                                                                                                                | I        | OV <sub>DD</sub>   | —     |
| PCI_CLOCK/PCI_SYNC_IN         | M36                                                                                                                                | I        | OV <sub>DD</sub>   | —     |
| PCI_SYNC_OUT/CE_PF[29]        | D37                                                                                                                                | I/O      | OV <sub>DD</sub>   | 3     |
| <b>JTAG</b>                   |                                                                                                                                    |          |                    |       |
| TCK                           | K33                                                                                                                                | I        | OV <sub>DD</sub>   | —     |
| TDI                           | K34                                                                                                                                | I        | OV <sub>DD</sub>   | 4     |
| TDO                           | H37                                                                                                                                | O        | OV <sub>DD</sub>   | 3     |
| TMS                           | J36                                                                                                                                | I        | OV <sub>DD</sub>   | 4     |
| $\overline{\text{TRST}}$      | L32                                                                                                                                | I        | OV <sub>DD</sub>   | 4     |
| <b>Test</b>                   |                                                                                                                                    |          |                    |       |
| TEST                          | L35                                                                                                                                | I        | OV <sub>DD</sub>   | 7     |
| TEST_SEL                      | AU34                                                                                                                               | I        | GV <sub>DD</sub>   | 7     |

# 21 Clocking

This figure shows the internal distribution of clocks within the MPC8360E.





Figure 54. MPC8360E Clock Subsystem



This figure shows the internal distribution of clocks within the MPC8358E.



**Figure 55. MPC8358E Clock Subsystem**

The primary clock source for the device can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Note that in PCI host mode, the primary clock input also depends on whether PCI clock outputs are selected with RCWH[PCICKDRV]. When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is selected (RCWH[PCICKDRV] = 1), CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (+2) and the multiplexors for PCI\_SYNC\_OUT and PCI\_CLK\_OUT. The CFG\_CLKIN\_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI\_SYNC\_OUT signal. The OCCR[PCIOEN<sub>n</sub>] parameters enable the PCI\_CLK\_OUT<sub>n</sub>, respectively.

PCI\_SYNC\_OUT is connected externally to PCI\_SYNC\_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI\_SYNC\_OUT must be connected properly to PCI\_SYNC\_IN, with equal delay to all PCI agent devices in the system, to allow the device to function. When the device is configured as a PCI agent device, PCI\_CLK is the primary input

clock. When the device is configured as a PCI agent device the CLKIN and the CFG\_CLKIN\_DIV signals should be tied to GND.

When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is disabled (RCWH[PCICKDRV] = 0), clock distribution and balancing done externally on the board. Therefore, PCI\_SYNC\_IN is the primary input clock.

As shown in [Figure 54](#) and [Figure 55](#), the primary clock input (frequency) is multiplied by the QUICC Engine block phase-locked loop (PLL), the system PLL, and the clock unit to create the QUICC Engine clock (*ce\_clk*), the coherent system bus clock (*csb\_clk*), the internal DDRC1 controller clock (*ddr1\_clk*), and the internal clock for the local bus interface unit and DDR2 memory controller (*lb\_clk*).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

$$csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$$

In PCI host mode, PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency; in PCI agent mode, CFG\_CLKIN\_DIV must be pulled down (low), so PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the PCI\_CLK frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies up the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded reset options. See Chapter 4, “Reset, Clocking, and Initialization,” in the *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more information on the clock subsystem.

The *ce\_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF]) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

$$ce\_clk = (\text{primary clock input} \times CEPMF) \div (1 + CEPDF)$$

The internal *ddr1\_clk* frequency is determined by the following equation:

$$ddr1\_clk = csb\_clk \times (1 + RCWL[DDR1CM])$$

Note that the *lb\_clk* clock frequency (for DDRC2) is determined by RCWL[LBCM]. The *internal ddr1\_clk* frequency is not the external memory bus frequency; *ddr1\_clk* passes through the DDRC1 clock divider ( $\div 2$ ) to create the differential DDRC1 memory bus clock outputs (MEMC1\_MCK and  $\overline{\text{MEMC1\_MCK}}$ ). However, the data rate is the same frequency as *ddr1\_clk*.

The internal *lb\_clk* frequency is determined by the following equation:

$$lb\_clk = csb\_clk \times (1 + RCWL[LBCM])$$

Note that *lb\_clk* is not the external local bus or DDRC2 frequency; *lb\_clk* passes through the a LB clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LB clock divider ratio is controlled by LCRR[CLKDIV].

Additionally, some of the internal units may be required to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. This table specifies which units have a configurable clock frequency.

**Table 68. Configurable Clock Units**

| Unit                | Default Frequency | Options                                                                 |
|---------------------|-------------------|-------------------------------------------------------------------------|
| Security core       | <i>csb_clk</i> /3 | Off, <i>csb_clk</i> <sup>1</sup> , <i>csb_clk</i> /2, <i>csb_clk</i> /3 |
| PCI and DMA complex | <i>csb_clk</i>    | Off, <i>csb_clk</i>                                                     |

<sup>1</sup> With limitation, only for slow *csb\_clk* rates, up to 166 MHz.

This table provides the operating frequencies for the TBGA package under recommended operating conditions (see [Table 2](#)). All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part

**Table 70. System PLL Multiplication Factors (continued)**

| RCWL[SPMF] | System PLL Multiplication Factor |
|------------|----------------------------------|
| 1100       | × 12                             |
| 1101       | × 13                             |
| 1110       | × 14                             |
| 1111       | × 15                             |

The RCWL[SVCOD] denotes the system PLL VCO internal frequency as shown in this table.

**Table 71. System PLL VCO Divider**

| RCWL[SVCOD] | VCO Divider |
|-------------|-------------|
| 00          | 4           |
| 01          | 8           |
| 10          | 2           |
| 11          | Reserved    |

### NOTE

The VCO divider must be set properly so that the system VCO frequency is in the range of 600–1400 MHz.

The system VCO frequency is derived from the following equations:

- $csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$
- System VCO Frequency =  $csb\_clk \times VCO\ divider$  (if both RCWL[DDRCM] and RCWL[LBCM] are cleared)  
OR
- System VCO frequency =  $2 \times csb\_clk \times VCO\ divider$  (if either RCWL[DDRCM] or RCWL[LBCM] are set).

As described in [Section 21, “Clocking,”](#) the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG\_CLKIN\_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI\_CLK) and the internal coherent system bus clock ( $csb\_clk$ ). This table shows the expected frequency values for the CSB frequency for select  $csb\_clk$  to CLKIN/PCI\_SYNC\_IN ratios.

**Table 72. CSB Frequency Options**

| CFG_CLKIN_DIV<br>at Reset <sup>1</sup> | SPMF | $csb\_clk$ :<br>Input Clock Ratio <sup>2</sup> | Input Clock Frequency (MHz) <sup>2</sup> |    |       |       |
|----------------------------------------|------|------------------------------------------------|------------------------------------------|----|-------|-------|
|                                        |      |                                                | 16.67                                    | 25 | 33.33 | 66.67 |
|                                        |      |                                                | $csb\_clk$ Frequency (MHz)               |    |       |       |
| Low                                    | 0010 | 2:1                                            |                                          |    |       | 133   |
| Low                                    | 0011 | 3:1                                            |                                          |    |       | 200   |
| Low                                    | 0100 | 4:1                                            |                                          |    |       | 266   |
| Low                                    | 0101 | 5:1                                            |                                          |    |       | 333   |

This figure shows the PLL power supply filter circuit.




Figure 56. PLL Power Supply Filter Circuit

## 23.3 Decoupling Recommendations

Due to large address and data buses as well as high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the device system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pins of the device. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu\text{F}$ . Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

Additionally, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu\text{F}$  (AVX TPS tantalum or Sanyo OSCON).

## 23.4 Connection Recommendations


To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ ,  $GV_{DD}$ , or  $LV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ , and GND pins of the device.

## 23.5 Output Buffer DC Impedance

The device drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2\text{C}$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 57). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .



**Figure 57. Driver Impedance Measurement**

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = 1/(1/R_1 + 1/R_2) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

This table summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105° C.

**Table 79. Impedance Characteristics**

| Impedance    | Local Bus, Ethernet, DUART, Control, Configuration, Power Management | PCI       | DDR DRAM  | Symbol     | Unit |
|--------------|----------------------------------------------------------------------|-----------|-----------|------------|------|
| $R_N$        | 42 Target                                                            | 25 Target | 20 Target | $Z_0$      | W    |
| $R_P$        | 42 Target                                                            | 25 Target | 20 Target | $Z_0$      | W    |
| Differential | NA                                                                   | NA        | NA        | $Z_{DIFF}$ | W    |

**Note:** Nominal supply voltages. See Table 1,  $T_J = 105^\circ \text{C}$ .

## 23.6 Configuration Pin Muxing

The device provides the user with power-on configuration options that can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

**Table 82. Revision History (continued)**

| Rev. Number | Date    | Substantive Change(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3           | 03/2010 | <ul style="list-style-type: none"> <li>• Changed references to RCWH[PCICKEN] to RCWH[PCICKDRV].</li> <li>• In <a href="#">Table 2</a>, added extended temperature characteristics.</li> <li>• Added <a href="#">Figure 6</a>, “DDR Input Timing Diagram.”</li> <li>• In <a href="#">Figure 53</a>, “Mechanical Dimensions and Bottom Surface Nomenclature of the TBGA Package,” removed watermark.</li> <li>• Updated the title of <a href="#">Table 19</a>, “DDR SDRAM Input AC Timing Specifications.”</li> <li>• In <a href="#">Table 20</a>, “DDR and DDR2 SDRAM Input AC Timing Specifications Mode,” changed table subtitle.</li> <li>• In <a href="#">Table 27–Table 30</a>, and <a href="#">Table 33–Table 34</a>, changed the rise and fall time specifications to reference 20–80% and 80–20% of the voltage supply, respectively.</li> <li>• In <a href="#">Table 38</a>, “IEEE 1588 Timer AC Specifications,” changed first parameter to “Timer clock frequency.”</li> <li>• In <a href="#">Table 45</a>, “I2C AC Electrical Specifications,” changed units to “ns” for <math>t_{I2DVKH}</math>.</li> <li>• In <a href="#">Table 66</a>, “MPC8360E TBGA Pinout Listing,” and <a href="#">Table 67</a> “MPC8358E TBGA Pinout Listing,” added note 7: “This pin must always be tied to GND” to the TEST pin and added a note to SPARE1 stating: “This pin must always be left not connected.”</li> <li>• In <a href="#">Section 4</a>, “Clock Input Timing,” added note regarding rise/fall time on QUICC Engine block input pins.</li> <li>• Added <a href="#">Section 4.3</a>, “Gigabit Reference Clock Input Timing.”</li> <li>• Updated <a href="#">Section 8.1.1</a>, “10/100/1000 Ethernet DC Electrical Characteristics.”</li> <li>• In <a href="#">Section 20.3</a>, “Pinout Listings,” added sentence stating “Refer to AN3097, ‘MPC8360/MPC8358E PowerQUICC Design Checklist,’ for proper pin termination and usage.”</li> <li>• In <a href="#">Section 21</a>, “Clocking,” removed statement: “The OCCR[PCICDn] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.”</li> <li>• In <a href="#">Section 21.1</a>, “System PLL Configuration,” updated the system VCO frequency conditions.</li> <li>• In <a href="#">Table 80</a>, added extended temperature characteristics.</li> </ul> |
| 2           | 12/2007 | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |