



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; QUICC Engine, Security; SEC
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	740-LBGA
Supplier Device Package	740-TBGA (37.5x37.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358eczudde">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358eczudde</a>

- 10/100 Mbps Ethernet/IEEE Std. 802.3<sup>TM</sup> CDMA/CS interface through a media-independent interface (MII, RMII, RGMII)<sup>1</sup>
- 1000 Mbps Ethernet/IEEE 802.3 CDMA/CS interface through a media-independent interface (GMII, RGMII, TBI, RTBI) on UCC1 and UCC2
- 9.6-Kbyte jumbo frames
- ATM full-duplex SAR, up to 622 Mbps (OC-12/STM-4), AAL0, AAL1, and AAL5 in accordance ITU-T I.363.5
- ATM AAL2 CPS, SSSAR, and SSTED up to 155 Mbps (OC-3/STM-1) Mbps full duplex (with 4 CPS packets per cell) in accordance ITU-T I.366.1 and I.363.2
- ATM traffic shaping for CBR, VBR, UBR, and GFR traffic types compatible with ATM forum TM4.1 for up to 64-Kbyte simultaneous ATM channels
- ATM AAL1 structured and unstructured circuit emulation service (CES 2.0) in accordance with ITU-T I.163.1 and ATM Forum af-vtoa-00-0078.000
- IMA (Inverse Multiplexing over ATM) for up to 31 IMA links over 8 IMA groups in accordance with the ATM forum AF-PHY-0086.000 (Version 1.0) and AF-PHY-0086.001 (Version 1.1)
- ATM Transmission Convergence layer support in accordance with ITU-T I.432
- ATM OAM handling features compatible with ITU-T I.610
- PPP, Multi-Link (ML-PPP), Multi-Class (MC-PPP) and PPP mux in accordance with the following RFCs: 1661, 1662, 1990, 2686, and 3153
- IP support for IPv4 packets including TOS, TTL, and header checksum processing
- Ethernet over first mile IEEE 802.3ah
- Shim header
- Ethernet-to-Ethernet/AAL5/AAL2 inter-working
- L2 Ethernet switching using MAC address or IEEE Std. 802.1P/Q<sup>TM</sup> VLAN tags
- ATM (AAL2/AAL5) to Ethernet (IP) interworking in accordance with RFC2684 including bridging of ATM ports to Ethernet ports
- Extensive support for ATM statistics and Ethernet RMON/MIB statistics
- AAL2 protocol rate up to 4 CPS at OC-3/STM-1 rate
- Packet over Sonet (POS) up to 622-Mbps full-duplex 124 MultiPHY
- POS hardware; microcode must be loaded as an IRAM package
- Transparent up to 70-Mbps full-duplex
- HDLC up to 70-Mbps full-duplex
- HDLC BUS up to 10 Mbps
- Asynchronous HDLC
- UART
- BISYNC up to 2 Mbps
- User-programmable Virtual FIFO size
- QUICC multichannel controller (QMC) for 64 TDM channels
- One multichannel communication controller (MCC) only on the MPC8360E supporting the following:
  - 256 HDLC or transparent channels
  - 128 SS7 channels
  - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces
- Two UTOPIA/POS interfaces on the MPC8360E supporting 124 MultiPHY each (optional 2\*128 MultiPHY with extended address) and one UTOPIA/POS interface on the MPC8358E supporting 31/124 MultiPHY
- Two serial peripheral interfaces (SPI); SPI2 is dedicated to Ethernet PHY management

---

1.SMII or SGMII media-independent interface is not currently supported.

## 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

### 2.1.1 Absolute Maximum Ratings

This table provides the absolute maximum ratings.

**Table 1. Absolute Maximum Ratings<sup>1</sup>**

Characteristic	Symbol	Max Value	Unit	Notes
Core and PLL supply voltage for MPC8358 Device Part Number with Processor Frequency label of AD=266MHz and AG=400MHz & QUICC Engine Frequency label of E=300MHz & G=400MHz	V <sub>DD</sub> & AV <sub>DD</sub>	-0.3 to 1.32	V	—
MPC8360 Device Part Number with Processor Frequency label of AG=400MHz and AJ=533MHz & QUICC Engine Frequency label of G=400MHz				
Core and PLL supply voltage for MPC8360 device Part Number with Processor Frequency label of AL=667MHz and QUICC Engine Frequency label of H=500MHz	V <sub>DD</sub> & AV <sub>DD</sub>	-0.3 to 1.37	V	—
DDR and DDR2 DRAM I/O voltage	GV <sub>DD</sub> DDR DDR2	-0.3 to 2.75 -0.3 to 1.89	V	—
Three-speed Ethernet I/O, MII management voltage	LV <sub>DD</sub>	-0.3 to 3.63	V	—
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, and JTAG I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63	V	—
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V <span style="color: blue;">2, 5</span>
	DDR DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V <span style="color: blue;">2, 5</span>
	Three-speed Ethernet signals	LV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3)	V <span style="color: blue;">4, 5</span>
	Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, SPI, and JTAG signals	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V <span style="color: blue;">3, 5</span>
	PCI	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V <span style="color: blue;">6</span>


**Table 2. Recommended Operating Conditions (continued)**

Characteristic	Symbol	Recommended Value	Unit	Notes
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, and JTAG I/O voltage	OV <sub>DD</sub>	3.3 V ± 330 mV	V	—
Junction temperature	T <sub>J</sub>	0 to 105 -40 to 105	°C	<b>2</b>

**Notes:**

1. GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.
2. The operating conditions for junction temperature, T<sub>J</sub>, on the 600/333/400 MHz and 500/333/500 MHz on rev. 2.0 silicon is 0° to 70 °C. Refer to Errata General9 in *Chip Errata for the MPC8360E, Rev. 1*.
3. For more information on Part Numbering, refer to [Table 80](#).

This figure shows the undershoot and overshoot voltages at the interfaces of the device.



1. Note that  $t_{interface}$  refers to the clock period associated with the bus clock interface.

**Figure 3. Overshoot/Uncertain Voltage for GV<sub>DD</sub>/OV<sub>DD</sub>/LV<sub>DD</sub>**

This table shows the estimated typical I/O power dissipation for the device.

**Table 6. Estimated Typical I/O Power Dissipation**

Interface	Parameter	GV <sub>DD</sub> (1.8 V)	GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Unit	Comments
DDR I/O 65% utilization $R_s = 20 \Omega$ $R_t = 50 \Omega$ 2 pairs of clocks	200 MHz, 1 × 32 bits	0.3	0.46	—	—	—	W	—
	200 MHz, 1 × 64 bits	0.4	0.58	—	—	—	W	—
	200 MHz, 2 × 32 bits	0.6	0.92	—	—	—	W	—
	266 MHz, 1 × 32 bits	0.35	0.56	—	—	—	W	—
	266 MHz, 1 × 64 bits	0.46	0.7	—	—	—	W	—
	266 MHz, 2 × 32 bits	0.7	1.11	—	—	—	W	—
	333 MHz, 1 × 32 bits	0.4	0.65	—	—	—	W	—
	333 MHz, 1 × 64 bits	0.53	0.82	—	—	—	W	—
	333 MHz, 2 × 32 bits	0.81	1.3	—	—	—	W	—
Local Bus I/O Load = 25 pF 3 pairs of clocks	133 MHz, 32 bits	—	—	0.22	—	—	W	—
	83 MHz, 32 bits	—	—	0.14	—	—	W	—
	66 MHz, 32 bits	—	—	0.12	—	—	W	—
	50 MHz, 32 bits	—	—	0.09	—	—	W	—
PCI I/O Load = 30 pF	33 MHz, 32 bits	—	—	0.05	—	—	W	—
	66 MHz, 32 bits	—	—	0.07	—	—	W	—
10/100/1000 Ethernet I/O Load = 20 pF	MII or RMII	—	—	—	0.01	—	W	Multiply by number of interfaces used.
	GMII or TBI	—	—	—	0.04	—	W	
	RGMII or RTBI	—	—	—	—	0.04	W	
Other I/O	—	—	—	0.1	—	—	W	—

## 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8360E/58E.

### NOTE

The rise/fall time on QUICC Engine block input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of V<sub>DD</sub>; fall time refers to transitions from 90% to 10% of V<sub>DD</sub>.

## 5.3 QUICC Engine Block Operating Frequency Limitations

This section specifies the limits of the AC electrical characteristics for the operation of the QUICC Engine block's communication interfaces.

### NOTE

The settings listed below are required for correct hardware interface operation. Each protocol by itself requires a minimal QUICC Engine block operating frequency setting for meeting the performance target. Because the performance is a complex function of all the QUICC Engine block settings, the user should make use of the QUICC Engine block performance utility tool provided by Freescale to validate their system.

This table lists the maximal QUICC Engine block I/O frequencies and the minimal QUICC Engine block core frequency for each interface.

**Table 13. QUICC Engine Block Operating Frequency Limitations**

Interface	Interface Operating Frequency (MHz)	Max Interface Bit Rate (Mbps)	Min QUICC Engine Operating Frequency <sup>1</sup> (MHz)	Notes
Ethernet Management: MDC/MDIO	10 (max)	10	20	—
MII	25 (typ)	100	50	—
RMII	50 (typ)	100	50	—
GMII/RGMII/TBI/RTBI	125 (typ)	1000	250	—
SPI (master/slave)	10 (max)	10	20	—
UCC through TDM	50 (max)	70	$8 \times F$	<a href="#">2</a>
MCC	25 (max)	16.67	$16 \times F$	<a href="#">2, 4</a>
UTOPIA L2	50 (max)	800	$2 \times F$	<a href="#">2</a>
POS-PHY L2	50 (max)	800	$2 \times F$	<a href="#">2</a>
HDLC bus	10 (max)	10	20	—
HDLC/transparent	50 (max)	50	$8/3 \times F$	<a href="#">2, 3</a>
UART/async HDLC	3.68 (max internal ref clock)	115 (Kbps)	20	—
BISYNC	2 (max)	2	20	—
USB	48 (ref clock)	12	96	—

**Notes:**

1. The QUICC Engine module needs to run at a frequency higher than or equal to what is listed in this table.
2. 'F' is the actual interface operating frequency.\
3. The bit rate limit is independent of the data bus width (that is, the same for serial, nibble, or octal interfaces).
4. TDM in high-speed mode for serial data interface.

## 6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR and DDR2 SDRAM interface of the MPC8360E/58E.

**GMII, MII, RMII, TBI, RGMII, and RTBI AC Timing Specifications**

Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for the MDIO and MDC are specified in [Section 8.3, “Ethernet Management Interface Electrical Characteristics.”](#)

### **8.1.1 10/100/1000 Ethernet DC Electrical Characteristics**

The electrical characteristics specified here apply to media independent interface (MII), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), reduced media independent interface (RMII) signals, management data input/output (MDIO) and management data clock (MDC).

The MII and RMII interfaces are defined for 3.3 V, while the RGMII and RTBI interfaces can be operated at 2.5 V. The RGMII and RTBI interfaces follow the *Reduced Gigabit Media-Independent Interface (RGMII) Specification Version 1.3*. The RMII interface follows the *RMII Consortium RMII Specification Version 1.2*.

**Table 25. RGMII/RTBI, GMII, TBI, MII, and RMII DC Electrical Characteristics (when operating at 3.3 V)**

Parameter	Symbol	Conditions		Min	Max	Unit	Notes
Supply voltage 3.3 V	LV <sub>DD</sub>	—		2.97	3.63	V	<a href="#">1</a>
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	LV <sub>DD</sub> = Min	2.40	LV <sub>DD</sub> + 0.3	V	—
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.0 mA	LV <sub>DD</sub> = Min	GND	0.50	V	—
Input high voltage	V <sub>IH</sub>	—	—	2.0	LV <sub>DD</sub> + 0.3	V	—
Input low voltage	V <sub>IL</sub>	—	—	-0.3	0.90	V	—
Input current	I <sub>IN</sub>	0 V ≤ V <sub>IN</sub> ≤ LV <sub>DD</sub>		—	±10	μA	—

**Note:**

1. GMII/MII pins that are not needed for RGMII, RMII, or RTBI operation are powered by the OV<sub>DD</sub> supply.

**Table 26. RGMII/RTBI DC Electrical Characteristics (when operating at 2.5 V)**

Parameters	Symbol	Conditions		Min	Max	Unit
Supply voltage 2.5 V	LV <sub>DD</sub>	—		2.37	2.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	LV <sub>DD</sub> = Min	2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA	LV <sub>DD</sub> = Min	GND - 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	—	LV <sub>DD</sub> = Min	1.7	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	LV <sub>DD</sub> = Min	-0.3	0.70	V
Input current	I <sub>IN</sub>	0 V ≤ V <sub>IN</sub> ≤ LV <sub>DD</sub>		—	±10	μA

### **8.2 GMII, MII, RMII, TBI, RGMII, and RTBI AC Timing Specifications**

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

#### **8.2.1 GMII Timing Specifications**

This sections describe the GMII transmit and receive AC timing specifications.

This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.




Figure 20. RGMII and RTBI AC Timing and Multiplexing Diagrams

## 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI, and RTBI are specified in Section 8.1, “Three-Speed Ethernet Controller (10/100/1000 Mbps)—GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics.”

### 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in this table.

Table 36. MII Management DC Electrical Characteristics When Powered at 3.3 V

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage (3.3 V)	$OV_{DD}$	—		2.97	3.63	V
Output high voltage	$V_{OH}$	$I_{OH} = -1.0\text{ mA}$	$OV_{DD} = \text{Min}$	2.10	$OV_{DD} + 0.3$	V
Output low voltage	$V_{OL}$	$I_{OL} = 1.0\text{ mA}$	$OV_{DD} = \text{Min}$	GND	0.50	V
Input high voltage	$V_{IH}$	—		2.00	—	V
Input low voltage	$V_{IL}$	—		—	0.80	V
Input current	$I_{IN}$	$0\text{ V} \leq V_{IN} \leq OV_{DD}$		—	$\pm 10$	$\mu A$

### 8.3.3 IEEE 1588 Timer AC Specifications

This table provides the IEEE 1588 timer AC specifications.

**Table 38. IEEE 1588 Timer AC Specifications**

Parameter	Symbol	Min	Max	Unit	Notes
Timer clock frequency	$t_{TMRCK}$	0	70	MHz	<a href="#">1</a>
Input setup to timer clock	$t_{TMRCKS}$	—	—	—	<a href="#">2, 3</a>
Input hold from timer clock	$t_{TMRCKH}$	—	—	—	<a href="#">2, 3</a>
Output clock to output valid	$t_{GCLKNV}$	0	6	ns	—
Timer alarm to output valid	$t_{TMRAL}$	—	—	—	<a href="#">2</a>

**Notes:**

1. The timer can operate on rtc\_clock or tmr\_clock. These clocks get muxed and any one of them can be selected. The minimum and maximum requirement for both rtc\_clock and tmr\_clock are the same.
2. These are asynchronous signals.
3. Inputs need to be stable at least one TMR clock.

## 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8360E/58E.

### 9.1 Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the local bus interface.

**Table 39. Local Bus DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.4$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V
Input current	$I_{IN}$	—	$\pm 10$	$\mu A$

### 9.2 Local Bus AC Electrical Specifications

This table describes the general timing parameters of the local bus interface of the device.

**Table 40. Local Bus General Timing Parameters—DLL Enabled**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	$t_{LBK}$	7.5	—	ns	<a href="#">2</a>
Input setup to local bus clock (except LUPWAIT)	$t_{LBIVKH1}$	1.7	—	ns	<a href="#">3, 4</a>
LUPWAIT input setup to local bus clock	$t_{LBIVKH2}$	1.9	—	ns	<a href="#">3, 4</a>
Input hold from local bus clock (except LUPWAIT)	$t_{LBIXKH1}$	1.0	—	ns	<a href="#">3, 4</a>

## 10.2 JTAG AC Electrical Characteristics

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the device.

This table provides the JTAG AC timing specifications as defined in [Figure 30](#) through [Figure 33](#).

**Table 43. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup>**

At recommended operating conditions (see [Table 2](#)).


Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	$f_{JTG}$	0	33.3	MHz	—
JTAG external clock cycle time	$t_{JTG}$	30	—	ns	—
JTAG external clock duty cycle	$t_{JTKHKL}/t_{JTG}$	45	55	%	—
JTAG external clock rise and fall times	$t_{JTGR}$ & $t_{JTGF}$	0	2	ns	—
TRST assert time	$t_{TRST}$	25	—	ns	<a href="#">3</a>
Input setup times:				ns	<a href="#">4</a>
Boundary-scan data TMS, TDI	$t_{JTDVKH}$ $t_{JTIVKH}$	4 4	— —		
Input hold times:				ns	<a href="#">4</a>
Boundary-scan data TMS, TDI	$t_{JTDXKH}$ $t_{JTIXKH}$	10 10	— —		
Valid times:				ns	<a href="#">5</a>
Boundary-scan data TDO	$t_{JTKLDV}$ $t_{JTKLOV}$	2 2	11 11		
Output hold times:				ns	<a href="#">5</a>
Boundary-scan data TDO	$t_{JTKLDX}$ $t_{JTKLOX}$	2 2	— —		
JTAG external clock to output high impedance:				ns	<a href="#">5, 6</a>
Boundary-scan data TDO	$t_{JTKLDZ}$ $t_{JTKLOZ}$	2 2	19 9		

**Notes:**

1. All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see [Figure 22](#)). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbols used for timing specifications herein follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})}$  ( $\text{reference})(\text{state})$ ) for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{JTDVKH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
3.  $\overline{\text{TRST}}$  is an asynchronous level sensitive signal. The setup time is for test purposes only.
4. Non-JTAG signal input timing with respect to  $t_{TCLK}$ .
5. Non-JTAG signal output timing with respect to  $t_{TCLK}$ .
6. Guaranteed by design and characterization.


**JTAG AC Electrical Characteristics**

This figure provides the AC test load for TDO and the boundary-scan outputs of the device.




**Figure 29. AC Test Load for the JTAG Interface**

This figure provides the JTAG clock input timing diagram.




**Figure 30. JTAG Clock Input Timing Diagram**

This figure provides the  $\overline{\text{TRST}}$  timing diagram.




**Figure 31.  $\overline{\text{TRST}}$  Timing Diagram**

This figure provides the boundary-scan timing diagram.




**Figure 32. Boundary-Scan Timing Diagram**

This figure shows the PCI input AC timing conditions.



**Figure 37. PCI Input AC Timing Measurement Conditions**

This figure shows the PCI output AC timing conditions.



**Figure 38. PCI Output AC Timing Measurement Condition**

## 13 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8360E/58E.

### 13.1 Timers DC Electrical Characteristics

This table provides the DC electrical characteristics for the device timer pins, including TIN,  $\overline{\text{TOUT}}$ ,  $\overline{\text{TGATE}}$ , and RTC\_CLK.

**Table 49. Timers DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -6.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 6.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 10$	$\mu\text{A}$

## 17 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8360E/58E.

### 17.1 TDM/SI DC Electrical Characteristics

This table provides the DC electrical characteristics for the device TDM/SI.

**Table 57. TDM/SI DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -2.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.5	V
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 10$	$\mu\text{A}$

### 17.2 TDM/SI AC Timing Specifications

This table provides the TDM/SI input and output AC timing specifications.


**Table 58. TDM/SI AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Max <sup>3</sup>	Unit
TDM/SI outputs—External clock delay	$t_{SEKH0V}$	2	10	ns
TDM/SI outputs—External clock high impedance	$t_{SEKHOX}$	2	10	ns
TDM/SI inputs—External clock input setup time	$t_{SEIVKH}$	5	—	ns
TDM/SI inputs—External clock input hold time	$t_{SEIXKH}$	2	—	ns

**Notes:**

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
2. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{SEKHOX}$  symbolizes the TDM/SI outputs external timing (SE) for the time  $t_{TDM/SI}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
3. Timings are measured from the positive or negative edge of the clock, according to S1xMR [CE] and SITXCEI[TXCEIx]. Refer *MPC8360E Integrated Communications Processor Reference Manual* for more details.

This figure provides the AC test load for the TDM/SI.



**Figure 44. TDM/SI AC Test Load**

Figure 45 represents the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


**Table 60. UTOPIA AC Timing Specifications<sup>1</sup> (continued)**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit	Notes
UTOPIA inputs—Internal clock input hold time	$t_{UIIXKH}$	2.4	—	ns	—
UTOPIA inputs—External clock input hold time	$t_{UEIXKH}$	1	—	ns	<b>3</b>

**Notes:**


1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
2. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{UIKHOX}$  symbolizes the UTOPIA outputs internal timing (UI) for the time  $t_{UTOPIA}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
3. In rev. 2.0 silicon, due to errata,  $t_{UEIVKH}$  minimum is 4.3 ns and  $t_{UEIXKH}$  minimum is 1.4 ns under specific conditions. Refer to Errata QE\_UPC3 in *Chip Errata for the MPC8360E, Rev. 1*.

This figure provides the AC test load for the UTOPIA.

**Figure 46. UTOPIA AC Test Load**

These figures represent the AC timing from [Table 56](#). Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the UTOPIA timing with external clock.

**Figure 47. UTOPIA AC Timing (External Clock) Diagram**

This figure shows the UTOPIA timing with internal clock.




Figure 48. UTOPIA AC Timing (Internal Clock) Diagram

## 18 HDLC, BISYNC, Transparent, and Synchronous UART

This section describes the DC and AC electrical specifications for the high level data link control (HDLC), BISYNC, transparent, and synchronous UART protocols of the MPC8360E/58E.

### 18.1 HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

This table provides the DC electrical characteristics for the device HDLC, BISYNC, transparent, and synchronous UART protocols.

Table 61. HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -2.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.5	V
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 10$	$\mu\text{A}$

### 18.2 HDLC, BISYNC, Transparent, and Synchronous UART AC Timing Specifications

These tables provide the input and output AC timing specifications for HDLC, BISYNC, transparent, and synchronous UART protocols.

Table 62. HDLC, BISYNC, and Transparent AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
Outputs—Internal clock delay	$t_{HIKHOV}$	0	11.2	ns
Outputs—External clock delay	$t_{HEKHOV}$	1	10.8	ns

## 20 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8360E/58E is available in a tape ball grid array (TBGA), see [Section 20.1, “Package Parameters for the TBGA Package,”](#) and [Section 20.2, “Mechanical Dimensions of the TBGA Package,”](#) for information on the package.

### 20.1 Package Parameters for the TBGA Package

The package parameters for rev. 2.0 silicon are as provided in the following list. The package type is 37.5 mm × 37.5 mm, 740 tape ball grid array (TBGA).

Package outline	37.5 mm × 37.5 mm
Interconnects	740
Pitch	1.00 mm
Module height (typical)	1.46 mm
Solder Balls	62 Sn/36 Pb/2 Ag (ZU package) 95.5 Sn/0.5 Cu/4Ag (VV package)
Ball diameter (typical)	0.64 mm

Table 66. MPC8360E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCLK[2]/LCS[7]	G37	O	OV <sub>DD</sub>	—
LSYNC_OUT	F34	O	OV <sub>DD</sub>	—
LSYNC_IN	G35	I	OV <sub>DD</sub>	—
<b>Programmable Interrupt Controller</b>				
MCP_OUT	E34	O	OV <sub>DD</sub>	<a href="#">2</a>
IRQ0/MCP_IN	C37	I	OV <sub>DD</sub>	—
IRQ[1]/M1SRCID[4]/M2SRCID[4]/LSRCID[4]	F35	I/O	OV <sub>DD</sub>	—
IRQ[2]/M1DVAL/M2DVAL/LDVAL	F36	I/O	OV <sub>DD</sub>	—
IRQ[3]/CORE_SRESET	H34	I/O	OV <sub>DD</sub>	—
IRQ[4:5]	G33, G32	I/O	OV <sub>DD</sub>	—
IRQ[6]/LCS[6]/CKSTOP_OUT	E35	I/O	OV <sub>DD</sub>	—
IRQ[7]/LCS[7]/CKSTOP_IN	H36	I/O	OV <sub>DD</sub>	—
<b>DUART</b>				
UART1_SOUT/M1SRCID[0]/M2SRCID[0]/LSRCID[0]	E32	O	OV <sub>DD</sub>	—
UART1_SIN/M1SRCID[1]/M2SRCID[1]/LSRCID[1]	B34	I/O	OV <sub>DD</sub>	—
UART1_CTS/M1SRCID[2]/M2SRCID[2]/LSRCID[2]	C34	I/O	OV <sub>DD</sub>	—
UART1_RTS/M1SRCID[3]/M2SRCID[3]/LSRCID[3]	A35	O	OV <sub>DD</sub>	—
<b>I<sup>2</sup>C Interface</b>				
IIC1_SDA	D34	I/O	OV <sub>DD</sub>	<a href="#">2</a>
IIC1_SCL	B35	I/O	OV <sub>DD</sub>	<a href="#">2</a>
IIC2_SDA	E33	I/O	OV <sub>DD</sub>	<a href="#">2</a>
IIC2_SCL	C35	I/O	OV <sub>DD</sub>	<a href="#">2</a>
<b>QUICC Engine Block</b>				
CE_PA[0]	F8	I/O	LV <sub>DD0</sub>	—
CE_PA[1:2]	AH1, AG5	I/O	OV <sub>DD</sub>	—
CE_PA[3:7]	F6, D4, C3, E5, A3	I/O	LV <sub>DD0</sub>	—
CE_PA[8]	AG3	I/O	OV <sub>DD</sub>	—
CE_PA[9:12]	F7, B3, E6, B4	I/O	LV <sub>DD0</sub>	—
CE_PA[13:14]	AG1, AF6	I/O	OV <sub>DD</sub>	—
CE_PA[15]	B2	I/O	LV <sub>DD0</sub>	—
CE_PA[16]	AF4	I/O	OV <sub>DD</sub>	—
CE_PA[17:21]	B16, A16, E17, A17, B17	I/O	LV <sub>DD1</sub>	—

**Table 67. MPC8358E TBGA Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>No Connect</b>				
NC	AM16, AM17, AM20, AN13, AN16, AN17, AP10, AP11, AP13, AP15, AP18, AR11, AR13, AR14, AR15, AR16, AR17, AR20, AT11, AT12, AT13, AT14, AT16, AT17, AT18, AU10, AU11, AU12, AU13, AU15, AU19	—	—	—

**Notes:**

1. This pin is an open drain signal. A weak pull-up resistor ( $1\text{ k}\Omega$ ) should be placed on this pin to  $\text{OV}_{\text{DD}}$ .
2. This pin is an open drain signal. A weak pull-up resistor ( $2\text{--}10\text{ k}\Omega$ ) should be placed on this pin to  $\text{OV}_{\text{DD}}$ .
3. This output is actively driven during reset rather than being three-stated during reset.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI specifications recommendation.
6. These are On Die Termination pins, used to control DDR2 memories internal termination resistance.
7. This pin must always be tied to GND.
8. This pin must always be left not connected.
9. Refer to *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* section on “RGMII Pins,” for information about the two UCC2 Ethernet interface options.
10. This pin must always be tied to  $\text{GV}_{\text{DD}}$ .
11. It is recommended that MDIC0 be tied to GND using an  $18.2\ \Omega$  resistor and MDIC1 be tied to DDR power using an  $18.2\ \Omega$  resistor for DDR2.

## 21.3 QUICC Engine Block PLL Configuration

The QUICC Engine block PLL is controlled by the RCWL[CEPMF], RCWL[CEPDF], and RCWL[CEVCOD] parameters. This table shows the multiplication factor encodings for the QUICC Engine block PLL.

**Table 74. QUICC Engine Block PLL Multiplication Factors**

RCWL[CEPMF]	RCWL[CEPDF]	QUICC Engine PLL Multiplication Factor = $RCWL[CEPMF]/(1 + RCWL[CEPDF])$
00000	0	$\times 16$
00001	0	Reserved
00010	0	$\times 2$
00011	0	$\times 3$
00100	0	$\times 4$
00101	0	$\times 5$
00110	0	$\times 6$
00111	0	$\times 7$
01000	0	$\times 8$
01001	0	$\times 9$
01010	0	$\times 10$
01011	0	$\times 11$
01100	0	$\times 12$
01101	0	$\times 13$
01110	0	$\times 14$
01111	0	$\times 15$
10000	0	$\times 16$
10001	0	$\times 17$
10010	0	$\times 18$
10011	0	$\times 19$
10100	0	$\times 20$
10101	0	$\times 21$
10110	0	$\times 22$
10111	0	$\times 23$
11000	0	$\times 24$
11001	0	$\times 25$
11010	0	$\times 26$
11011	0	$\times 27$
11100	0	$\times 28$

**Table 76. Suggested PLL Configurations (continued)**

Conf No. <sup>1</sup>	SPMF	CORE PLL	CEPMF	CEPDF	Input Clock Freq (MHz)	CSB Freq (MHz)	Core Freq (MHz)	QUICC Engine Freq (MHz)	400 (MHz)	533 (MHz)	667 (MHz)
c5	æ	æ	10000	0	33	—	—	533	—	∞	∞
c6	æ	æ	10001	0	33	—	—	566	—	—	∞
<b>66 MHz CLKIN/PCI_SYNC_IN Options</b>											
s1h	0011	0000110	æ	æ	66	200	400	—	∞	∞	∞
s2h	0011	0000101	æ	æ	66	200	500	—	—	∞	∞
s3h	0011	0000110	æ	æ	66	200	600	—	—	—	∞
s4h	0100	0000011	æ	æ	66	266	400	—	∞	∞	∞
s5h	0100	0000100	æ	æ	66	266	533	—	—	∞	∞
s6h	0100	0000101	æ	æ	66	266	667	—	—	—	∞
s7h	0101	0000010	æ	æ	66	333	333	—	∞	∞	∞
s8h	0101	0000011	æ	æ	66	333	500	—	—	∞	∞
s9h	0101	0000100	æ	æ	66	333	667	—	—	—	∞
c1h	æ	æ	00101	0	66	—	—	333	∞	∞	∞
c2h	æ	æ	00110	0	66	—	—	400	∞	∞	∞
c3h	æ	æ	00111	0	66	—	—	466	—	∞	∞
c4h	æ	æ	01000	0	66	—	—	533	—	∞	∞
c5h	æ	æ	01001	0	66	—	—	600	—	—	∞

**Note:**

1. The Conf No. consist of prefix, an index and a postfix. The prefix “s” and “c” stands for “syset” and “ce” respectively. The postfix “h” stands for “high input clock.” The index is a serial number.

The following steps describe how to use above table. See [Example 1](#).

2. Choose the up or down sections in the table according to input clock rate 33 MHz or 66 MHz.
3. Select a suitable CSB and core clock rates from [Table 76](#). Copy the SPMF and CORE PLL configuration bits.
4. Select a suitable QUICC Engine block clock rate from [Table 76](#). Copy the CEPMF and CEPDF configuration bits.
5. Insert the chosen SPMF, COREPLL, CEPMF and CEPDF to the RCWL fields, respectively.

**Example 1. Sample Table Use**

Index	SPMF	CORE PLL	CEPMF	CEPFD	Input Clock (MHz)	CSB Freq (MHz)	Core Freq (MHz)	QUICC Engine Freq (MHz)	400 (MHz)	533 (MHz)	667 (MHz)
A	1000	0000011	01001	0	33	266	400	300	∞	∞	∞
B	0100	0000100	00110	0	66	266	533	400	∞	∞	∞

- Example A.** To configure the device with CSB clock rate of 266 MHz, core rate of 400 MHz, and QUICC Engine clock rate 300 MHz while the input clock rate is 33 MHz. Conf No. ‘s10’ and ‘c1’ are selected from [Table 76](#). SPMF is 1000, CORPLL is 0000011, CEPMF is 01001, and CEPDF is 0.
- Example B.** To configure the device with CSBCSB clock rate of 266 MHz, core rate of 533 MHz and QUICC Engine clock rate 400 MHz while the input clock rate is 66 MHz. Conf No. ‘s5h’ and ‘c2h’ are selected from [Table 76](#). SPMF is 0100, CORPLL is 0000100, CEPMF is 00110, and CEPDF is 0.

## 22 Thermal

This section describes the thermal specifications of the MPC8360E/58E.

### 22.1 Thermal Characteristics

This table provides the package thermal characteristics for the 37.5 mm × 37.5 mm 740-TBGA package.

**Table 77. Package Thermal Characteristics for the TBGA Package**

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	R <sub>θJA</sub>	15	°C/W	<a href="#">1, 2</a>
Junction-to-ambient natural convection on four-layer board (2s2p)	R <sub>θJA</sub>	11	°C/W	<a href="#">1, 3</a>
Junction-to-ambient (@1 m/s) on single-layer board (1s)	R <sub>θJMA</sub>	10	°C/W	<a href="#">1, 3</a>
Junction-to-ambient (@ 1 m/s) on four-layer board (2s2p)	R <sub>θJMA</sub>	8	°C/W	<a href="#">1, 3</a>
Junction-to-ambient (@ 2 m/s) on single-layer board (1s)	R <sub>θJMA</sub>	9	°C/W	<a href="#">1, 3</a>
Junction-to-ambient (@ 2 m/s) on four-layer board (2s2p)	R <sub>θJMA</sub>	7	°C/W	<a href="#">1, 3</a>
Junction-to-board thermal	R <sub>θJB</sub>	4.5	°C/W	<a href="#">4</a>
Junction-to-case thermal	R <sub>θJC</sub>	1.1	°C/W	<a href="#">5</a>