



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Core Processor                  | PowerPC e300  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 400MHz  |
| Co-Processors/DSP               | Communications; QUICC Engine, Security; SEC   |
| RAM Controllers                 | DDR, DDR2   |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100/1000Mbps (1)   |
| SATA                            | -   |
| USB                             | USB 1.x (1)   |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V  |
| Operating Temperature           | -40°C ~ 105°C (TA)  |
| Security Features               | Cryptography, Random Number Generator   |
| Package / Case                  | 740-LBGA  |
| Supplier Device Package         | 740-TBGA (37.5x37.5)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358eczuagdg">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358eczuagdg</a> |



- Programmable highest priority request
- Four groups of interrupts with programmable priority
- External and internal interrupts directed to communication processor
- Redirects interrupts to external  $\overline{\text{INTA}}$  pin when in core disable mode
- Unique vector number for each interrupt source
- Dual industry-standard I<sup>2</sup>C interfaces
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
  - System initialization data is optionally loaded from I<sup>2</sup>C-1 EPROM by boot sequencer embedded hardware
- DMA controller
  - Four independent virtual channels
  - Concurrent execution across multiple channels with programmable bandwidth control
  - All channels accessible by local core and remote PCI masters
  - Misaligned transfer capability
  - Data chaining and direct mode
  - Interrupt on completed segment and chain
  - DMA external handshake signals:  $\overline{\text{DMA\_DREQ}}[0:3]/\overline{\text{DMA\_DACK}}[0:3]/\overline{\text{DMA\_DONE}}[0:3]$ . There is one set for each DMA channel. The pins are multiplexed to the parallel IO pins with other QE functions.
- DUART
  - Two 4-wire interfaces (Rx/D, Tx/D, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- System timers
  - Periodic interrupt timer
  - Real-time clock
  - Software watchdog timer
  - Eight general-purpose timers
- IEEE Std. 1149.1™-compliant, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8360E/58E. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

## 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

### 2.1.1 Absolute Maximum Ratings

This table provides the absolute maximum ratings.

**Table 1. Absolute Maximum Ratings<sup>1</sup>**

| Characteristic   |   | Symbol               | Max Value                    | Unit | Notes |
|--|---|----------------------|------------------------------|------|-------|
| Core and PLL supply voltage for<br>MPC8358 Device Part Number with<br>Processor Frequency label of AD=266MHz and AG=400MHz &<br>QUICC Engine Frequency label of E=300MHz & G=400MHz<br><br>MPC8360 Device Part Number with<br>Processor Frequency label of AG=400MHz and AJ=533MHz &<br>QUICC Engine Frequency label of G=400MHz |   | $V_{DD}$ & $AV_{DD}$ | -0.3 to 1.32                 | V    | —     |
| Core and PLL supply voltage for<br>MPC8360 device Part Number with<br>Processor Frequency label of AL=667MHz and QUICC Engine<br>Frequency label of H=500MHz   |   | $V_{DD}$ & $AV_{DD}$ | -0.3 to 1.37                 | V    | —     |
| DDR and DDR2 DRAM I/O voltage  | DDR<br>DDR2   | $GV_{DD}$            | -0.3 to 2.75<br>-0.3 to 1.89 | V    | —     |
| Three-speed Ethernet I/O, MII management voltage   |   | $LV_{DD}$            | -0.3 to 3.63                 | V    | —     |
| PCI, local bus, DUART, system control and power management,<br>I <sup>2</sup> C, SPI, and JTAG I/O voltage   |   | $OV_{DD}$            | -0.3 to 3.63                 | V    | —     |
| Input voltage  | DDR DRAM signals  | $MV_{IN}$            | -0.3 to ( $GV_{DD} + 0.3$ )  | V    | 2, 5  |
|  | DDR DRAM reference  | $MV_{REF}$           | -0.3 to ( $GV_{DD} + 0.3$ )  | V    | 2, 5  |
|  | Three-speed Ethernet signals  | $LV_{IN}$            | -0.3 to ( $LV_{DD} + 0.3$ )  | V    | 4, 5  |
|  | Local bus, DUART, CLKIN, system<br>control and power management, I <sup>2</sup> C, SPI,<br>and JTAG signals | $OV_{IN}$            | -0.3 to ( $OV_{DD} + 0.3$ )  | V    | 3, 5  |
|  | PCI   | $OV_{IN}$            | -0.3 to ( $OV_{DD} + 0.3$ )  | V    | 6     |

## 2.2.1 Power-Up Sequencing

MPC8360E/58E does not require the core supply voltage ( $V_{DD}$  and  $AV_{DD}$ ) and I/O supply voltages ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) to be applied in any particular order. During the power ramp up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins are actively be driven and cause contention and excessive current from 3A to 5A. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) and assert  $\overline{PORESET}$  before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see this figure.




Figure 5. Power Sequencing Example

I/O voltage supplies ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) do not have any ordering requirements with respect to one another.

## 2.2.2 Power-Down Sequencing

The MPC8360E/58E does not require the core supply voltage and I/O supply voltages to be powered down in any particular order.

# 3 Power Characteristics

The estimated typical power dissipation values are shown in these tables.

Table 4. MPC8360E TBGA Core Power Dissipation<sup>1</sup>

| Core Frequency (MHz) | CSB Frequency (MHz) | QUICC Engine Frequency (MHz) | Typical | Maximum | Unit | Notes      |
|----------------------|---------------------|------------------------------|---------|---------|------|------------|
| 266                  | 266                 | 500                          | 5.0     | 5.6     | W    | 2, 3, 5    |
| 400                  | 266                 | 400                          | 4.5     | 5.0     | W    | 2, 3, 4    |
| 533                  | 266                 | 400                          | 4.8     | 5.3     | W    | 2, 3, 4    |
| 667                  | 333                 | 400                          | 5.8     | 6.3     | W    | 3, 6, 7, 8 |
| 500                  | 333                 | 500                          | 5.9     | 6.4     | W    | 3, 6, 7, 8 |

**Table 4. MPC8360E TBGA Core Power Dissipation<sup>1</sup> (continued)**

| Core Frequency (MHz) | CSB Frequency (MHz) | QUICC Engine Frequency (MHz) | Typical | Maximum | Unit | Notes      |
|----------------------|---------------------|------------------------------|---------|---------|------|------------|
| 667                  | 333                 | 500                          | 6.1     | 6.8     | W    | 2, 3, 5, 9 |

**Notes:**

1. The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see [Table 6](#).
2. Typical power is based on a voltage of  $V_{DD} = 1.2$  V or 1.3 V, a junction temperature of  $T_J = 105^\circ$  C, and a Dhrystone benchmark application.
3. Thermal solutions need to design to a value higher than typical power on the end application,  $T_A$  target, and I/O power.
4. Maximum power is based on a voltage of  $V_{DD} = 1.2$  V, WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.
5. Maximum power is based on a voltage of  $V_{DD} = 1.3$  V for applications that use 667 MHz (CPU)/500 (QE) with WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.
6. Typical power is based on a voltage of  $V_{DD} = 1.3$  V, a junction temperature of  $T_J = 70^\circ$  C, and a Dhrystone benchmark application.
7. Maximum power is based on a voltage of  $V_{DD} = 1.3$  V for applications that use 667 MHz (CPU) or 500 (QE) with WC process, a junction  $T_J = 70^\circ$  C, and an artificial smoke test.
8. This frequency combination is only available for rev. 2.0 silicon.
9. This frequency combination is not available for rev. 2.0 silicon.

**Table 5. MPC8358E TBGA Core Power Dissipation<sup>1</sup>**

| Core Frequency (MHz) | CSB Frequency (MHz) | QUICC Engine Frequency (MHz) | Typical | Maximum | Unit | Notes   |
|----------------------|---------------------|------------------------------|---------|---------|------|---------|
| 266                  | 266                 | 300                          | 4.1     | 4.5     | W    | 2, 3, 4 |
| 400                  | 266                 | 400                          | 4.5     | 5.0     | W    | 2, 3, 4 |

**Notes:**

1. The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see [Table 6](#).
2. Typical power is based on a voltage of  $V_{DD} = 1.2$  V, a junction temperature of  $T_J = 105^\circ$  C, and a Dhrystone benchmark application.
3. Thermal solutions need to design to a value higher than typical power on the end application,  $T_A$  target, and I/O power.
4. Maximum power is based on a voltage of  $V_{DD} = 1.2$  V, WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.

## 5.2 RESET AC Electrical Characteristics

This section describes the AC electrical specifications for the reset initialization timing requirements of the device. This table provides the reset initialization AC timing specifications for the DDR SDRAM component(s).

**Table 11. RESET Initialization Timing Specifications**

| Parameter/Condition  | Min | Max | Unit                       | Notes |
|--|-----|-----|----------------------------|-------|
| Required assertion time of $\overline{\text{HRESET}}$ or $\overline{\text{SRESET}}$ (input) to activate reset flow   | 32  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Required assertion time of $\overline{\text{PORESET}}$ with stable clock applied to CLKIN when the device is in PCI host mode  | 32  | —   | $t_{\text{CLKIN}}$         | 2     |
| Required assertion time of $\overline{\text{PORESET}}$ with stable clock applied to PCI_SYNC_IN when the device is in PCI agent mode   | 32  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| $\overline{\text{HRESET}}/\overline{\text{SRESET}}$ assertion (output)   | 512 | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| $\overline{\text{HRESET}}$ negation to $\overline{\text{SRESET}}$ negation (output)  | 16  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{\text{PORESET}}$ when the device is in PCI host mode  | 4   | —   | $t_{\text{CLKIN}}$         | 2     |
| Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{\text{PORESET}}$ when the device is in PCI agent mode | 4   | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Input hold time for POR config signals with respect to negation of $\overline{\text{HRESET}}$  | 0   | —   | ns                         | —     |
| Time for the device to turn off POR config signals with respect to the assertion of $\overline{\text{HRESET}}$   | —   | 4   | ns                         | 3     |
| Time for the device to turn on POR config signals with respect to the negation of $\overline{\text{HRESET}}$   | 1   | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1, 3  |

**Notes:**

- $t_{\text{PCI\_SYNC\_IN}}$  is the clock period of the input clock applied to PCI\_SYNC\_IN. When the device is in PCI host mode the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.
- $t_{\text{CLKIN}}$  is the clock period of the input clock applied to CLKIN. It is only valid when the device is in PCI host mode. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.
- POR config signals consists of CFG\_RESET\_SOURCE[0:2] and CFG\_CLKIN\_DIV.

This table provides the PLL and DLL lock times.

**Table 12. PLL and DLL Lock Times**

| Parameter/Condition | Min  | Max     | Unit           | Notes |
|---------------------|------|---------|----------------|-------|
| PLL lock times      | —    | 100     | $\mu\text{s}$  | —     |
| DLL lock times      | 7680 | 122,880 | csb_clk cycles | 1, 2  |

**Notes:**

- DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
- The csb\_clk is determined by the CLKIN and system PLL ratio. See [Section 21, "Clocking,"](#) for more information.

## 6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR2 SDRAM component(s) of the device when  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$ .

**Table 14. DDR2 SDRAM DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$**

| Parameter/Condition                                      | Symbol     | Min                   | Max                   | Unit          | Notes |
|--|------------|-----------------------|-----------------------|---------------|-------|
| I/O supply voltage                                       | $GV_{DD}$  | 1.71                  | 1.89                  | V             | 1     |
| I/O reference voltage                                    | $MV_{REF}$ | $0.49 \times GV_{DD}$ | $0.51 \times GV_{DD}$ | V             | 2     |
| I/O termination voltage                                  | $V_{TT}$   | $MV_{REF} - 0.04$     | $MV_{REF} + 0.04$     | V             | 3     |
| Input high voltage                                       | $V_{IH}$   | $MV_{REF} + 0.125$    | $GV_{DD} + 0.3$       | V             | —     |
| Input low voltage  | $V_{IL}$   | -0.3                  | $MV_{REF} - 0.125$    | V             | —     |
| Output leakage current                                   | $I_{OZ}$   | —                     | $\pm 10$              | $\mu\text{A}$ | 4     |
| Output high current ( $V_{OUT} = 1.420 \text{ V}$ )      | $I_{OH}$   | -13.4                 | —                     | mA            | —     |
| Output low current ( $V_{OUT} = 0.280 \text{ V}$ )       | $I_{OL}$   | 13.4                  | —                     | mA            | —     |
| $MV_{REF}$ input leakage current                         | $I_{VREF}$ | —                     | $\pm 10$              | $\mu\text{A}$ | —     |
| Input current ( $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ ) | $I_{IN}$   | —                     | $\pm 10$              | $\mu\text{A}$ | —     |

**Notes:**

- $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.
- $MV_{REF}$  is expected to equal  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  cannot exceed  $\pm 2\%$  of the DC value.
- $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to equal  $MV_{REF}$ . This rail should track variations in the DC level of  $MV_{REF}$ .
- Output leakage is measured with all outputs disabled,  $0 \text{ V} \leq V_{OUT} \leq GV_{DD}$ .

This table provides the DDR2 capacitance when  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$ .

**Table 15. DDR2 SDRAM Capacitance for  $GV_{DD}(\text{typ})=1.8 \text{ V}$**

| Parameter/Condition                                       | Symbol    | Min | Max | Unit | Notes |
|---|-----------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS, $\overline{DQS}$       | $C_{IO}$  | 6   | 8   | pF   | 1     |
| Delta input/output capacitance: DQ, DQS, $\overline{DQS}$ | $C_{DIO}$ | —   | 0.5 | pF   | 1     |

**Note:**

- This parameter is sampled.  $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$ ,  $f = 1 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

This table provides the recommended operating conditions for the DDR SDRAM component(s) of the device when  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$ .

**Table 16. DDR SDRAM DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$**

| Parameter/Condition     | Symbol     | Min                   | Max                   | Unit | Notes |
|-------------------------|------------|-----------------------|-----------------------|------|-------|
| I/O supply voltage      | $GV_{DD}$  | 2.375                 | 2.625                 | V    | 1     |
| I/O reference voltage   | $MV_{REF}$ | $0.49 \times GV_{DD}$ | $0.51 \times GV_{DD}$ | V    | 2     |
| I/O termination voltage | $V_{TT}$   | $MV_{REF} - 0.04$     | $MV_{REF} + 0.04$     | V    | 3     |

This table provides the input AC timing specifications for the DDR SDRAM interface when  $GV_{DD}(typ) = 2.5 V$ .

**Table 19. DDR SDRAM Input AC Timing Specifications**

At recommended operating conditions with  $GV_{DD}$  of  $2.5 V \pm 5\%$ .

| Parameter             | Symbol   | Min               | Max               | Unit | Notes |
|-----------------------|----------|-------------------|-------------------|------|-------|
| AC input low voltage  | $V_{IL}$ | —                 | $MV_{REF} - 0.31$ | V    | —     |
| AC input high voltage | $V_{IH}$ | $MV_{REF} + 0.31$ | —                 | V    | —     |

**Table 20. DDR and DDR2 SDRAM Input AC Timing Specifications Mode**


At recommended operating conditions with  $GV_{DD}$  of  $(1.8 \text{ or } 2.5 V) \pm 5\%$ .

| Parameter  | Symbol       | Min                    | Max                 | Unit | Notes |
|--|--------------|------------------------|---------------------|------|-------|
| MDQS—MDQ/MECC input skew per byte<br>333 MHz<br>266 MHz<br>200 MHz | $t_{DISKEW}$ | -750<br>-1125<br>-1250 | 750<br>1125<br>1250 | ps   | 1, 2  |

**Notes:**

- AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.
- Maximum possible skew between a data strobe ( $MDQS[n]$ ) and any corresponding bit of data ( $MDQ[8n + \{0...7\}]$  if  $0 \leq n \leq 7$  or ECC ( $MECC[\{0...7\}]$  if  $n = 8$ ).

This figure shows the input timing diagram for the DDR controller.



**Figure 6. DDR Input Timing Diagram**



## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8360E/58E.

### 7.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface of the device.

**Table 23. DUART DC Electrical Characteristics**

| Parameter  | Symbol   | Min             | Max             | Unit    | Notes |
|--|----------|-----------------|-----------------|---------|-------|
| High-level input voltage                         | $V_{IH}$ | 2               | $OV_{DD} + 0.3$ | V       | —     |
| Low-level input voltage $OV_{DD}$                | $V_{IL}$ | -0.3            | 0.8             | V       | —     |
| High-level output voltage, $I_{OH} = -100 \mu A$ | $V_{OH}$ | $OV_{DD} - 0.4$ | —               | V       | —     |
| Low-level output voltage, $I_{OL} = 100 \mu A$   | $V_{OL}$ | —               | 0.2             | V       | —     |
| Input current ( $0 V \leq V_{IN} \leq OV_{DD}$ ) | $I_{IN}$ | —               | $\pm 10$        | $\mu A$ | 1     |

**Note:**

- Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).

### 7.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface of the device.

**Table 24. DUART AC Timing Specifications**

| Parameter         | Value      | Unit | Notes |
|-------------------|------------|------|-------|
| Minimum baud rate | 256        | baud | —     |
| Maximum baud rate | >1,000,000 | baud | 1     |
| Oversample rate   | 16         | —    | 2     |

**Notes:**

- Actual attainable baud rate is limited by the latency of interrupt processing.
- The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each sixteenth sample.

## 8 UCC Ethernet Controller: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.

### 8.1 Three-Speed Ethernet Controller (10/100/1000 Mbps)—GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), MII (media independent interface), RMII (reduced media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The MII, RMII, GMII, and TBI interfaces are only defined for 3.3 V, while the RGMII and RTBI interfaces are only defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet


**Table 56. SPI AC Timing Specifications<sup>1</sup>**

| Characteristic   | Symbol <sup>2</sup> | Min | Max | Unit |
|--|---------------------|-----|-----|------|
| SPI inputs—Slave mode (external clock) input hold time | $t_{NEIXKH}$        | 2   | —   | ns   |

**Notes:**


- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{NIKH OV}$  symbolizes the NMSI outputs internal timing (NI) for the time  $t_{SPI}$  memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).

This figure provides the AC test load for the SPI.


**Figure 41. SPI AC Test Load**

These figures represent the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


This figure shows the SPI timing in slave mode (external clock).



**Note:** The clock edge is selectable on SPI.

**Figure 42. SPI AC Timing in Slave Mode (External Clock) Diagram**


This figure shows the SPI timing in Master mode (internal clock).



**Note:** The clock edge is selectable on SPI.

**Figure 43. SPI AC Timing in Master Mode (Internal Clock) Diagram**

This figure shows the TDM/SI timing with external clock.



**Note:** The clock edge is selectable on TDM/SI

**Figure 45. TDM/SI AC Timing (External Clock) Diagram**

## 17.3 UTOPIA/POS

This section describes the DC and AC electrical specifications for the UTOPIA/POS of the MPC8360E/58E.

## 17.4 UTOPIA/POS DC Electrical Characteristics

This table provides the DC electrical characteristics for the device UTOPIA.

**Table 59. UTOPIA DC Electrical Characteristics**

| Characteristic      | Symbol   | Condition                              | Min  | Max             | Unit          |
|---------------------|----------|--|------|-----------------|---------------|
| Output high voltage | $V_{OH}$ | $I_{OH} = -8.0 \text{ mA}$             | 2.4  | —               | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 8.0 \text{ mA}$              | —    | 0.5             | V             |
| Input high voltage  | $V_{IH}$ | —                                      | 2.0  | $OV_{DD} + 0.3$ | V             |
| Input low voltage   | $V_{IL}$ | —                                      | -0.3 | 0.8             | V             |
| Input current       | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ | —    | $\pm 10$        | $\mu\text{A}$ |

## 17.5 UTOPIA/POS AC Timing Specifications

This table provides the UTOPIA input and output AC timing specifications.

**Table 60. UTOPIA AC Timing Specifications<sup>1</sup>**

| Characteristic                                | Symbol <sup>2</sup> | Min | Max  | Unit | Notes |
|---|---------------------|-----|------|------|-------|
| UTOPIA outputs—Internal clock delay           | $t_{UIKHOV}$        | 0   | 11.5 | ns   | —     |
| UTOPIA outputs—External clock delay           | $t_{UEKHOV}$        | 1   | 11.6 | ns   | —     |
| UTOPIA outputs—Internal clock high impedance  | $t_{UIKHOX}$        | 0   | 8.0  | ns   | —     |
| UTOPIA outputs—External clock high impedance  | $t_{UEKHOX}$        | 1   | 10.0 | ns   | —     |
| UTOPIA inputs—Internal clock input setup time | $t_{UIIVKH}$        | 6   | —    | ns   | —     |
| UTOPIA inputs—External clock input setup time | $t_{UEIVKH}$        | 4   | —    | ns   | 3     |

## 19 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8360E/58E.

### 19.1 USB DC Electrical Characteristics

This table provides the DC electrical characteristics for the USB interface.

**Table 64. USB DC Electrical Characteristics**

| Parameter  | Symbol   | Min             | Max             | Unit    |
|--|----------|-----------------|-----------------|---------|
| High-level input voltage                         | $V_{IH}$ | 2               | $OV_{DD} + 0.3$ | V       |
| Low-level input voltage                          | $V_{IL}$ | -0.3            | 0.8             | V       |
| High-level output voltage, $I_{OH} = -100 \mu A$ | $V_{OH}$ | $OV_{DD} - 0.4$ | —               | V       |
| Low-level output voltage, $I_{OL} = 100 \mu A$   | $V_{OL}$ | —               | 0.2             | V       |
| Input current                                    | $I_{IN}$ | —               | $\pm 10$        | $\mu A$ |

### 19.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface of the device.


**Table 65. USB General Timing Parameters**

| Parameter                    | Symbol <sup>1</sup> | Min    | Max | Unit | Notes                  | Note |
|------------------------------|---------------------|--------|-----|------|------------------------|------|
| USB clock cycle time         | $t_{USCK}$          | 20.83  | —   | ns   | Full speed 48 MHz      | —    |
| USB clock cycle time         | $t_{USCK}$          | 166.67 | —   | ns   | Low speed 6 MHz        | —    |
| Skew between TXP and TXN     | $t_{USTSPN}$        | —      | 5   | ns   | —                      | 2    |
| Skew among RXP, RXN, and RXD | $t_{USRSPND}$       | —      | 10  | ns   | Full speed transitions | 2    |
| Skew among RXP, RXN, and RXD | $t_{USRPN}$         | —      | 100 | ns   | Low speed transitions  | 2    |

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{state})(\text{signal})}$  for receive signals and  $t_{(\text{first two letters of functional block})(\text{state})(\text{signal})}$  for transmit signals. For example,  $t_{USRSPND}$  symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also,  $t_{USTSPN}$  symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN).
2. Skew measurements are done at  $OV_{DD}/2$  of the rising or falling edge of the signals.

This figure provide the AC test load for the USB.



**Figure 52. USB AC Test Load**

**Table 66. MPC8360E TBGA Pinout Listing (continued)**

| Signal                        | Package Pin Number   | Pin Type | Power Supply      | Notes |
|-------------------------------|--|----------|-------------------|-------|
| CE_PA[22]                     | AF3  | I/O      | OV <sub>DD</sub>  | —     |
| CE_PA[23:26]                  | C18, D18, E18, A18   | I/O      | LV <sub>DD1</sub> | —     |
| CE_PA[27:28]                  | AF2, AE6   | I/O      | OV <sub>DD</sub>  | —     |
| CE_PA[29]                     | B19  | I/O      | LV <sub>DD1</sub> | —     |
| CE_PA[30]                     | AE5  | I/O      | OV <sub>DD</sub>  | —     |
| CE_PA[31]                     | F16  | I/O      | LV <sub>DD1</sub> | —     |
| CE_PB[0:27]                   | AE2, AE1, AD5, AD3, AD2, AC6, AC5, AC4, AC2, AC1, AB5, AB4, AB3, AB1, AA6, AA4, AA2, Y6, Y4, Y3, Y2, Y1, W6, W5, W2, V5, V3, V2    | I/O      | OV <sub>DD</sub>  | —     |
| CE_PC[0:1]                    | V1, U6   | I/O      | OV <sub>DD</sub>  | —     |
| CE_PC[2:3]                    | C16, A15   | I/O      | LV <sub>DD1</sub> | —     |
| CE_PC[4:6]                    | U4, U3, T6   | I/O      | OV <sub>DD</sub>  | —     |
| CE_PC[7]                      | C19  | I/O      | LV <sub>DD2</sub> | —     |
| CE_PC[8:9]                    | A4, C5   | I/O      | LV <sub>DD0</sub> | —     |
| CE_PC[10:30]                  | T5, T4, T2, T1, R5, R3, R1, C11, D12, F13, B10, C10, E12, A9, B8, D10, A14, E15, B14, D15, AH2                                     | I/O      | OV <sub>DD</sub>  | —     |
| CE_PD[0:27]                   | E11, D9, C8, F11, A7, E9, C7, A6, F10, B6, D7, E8, B5, A5, C2, E4, F5, B1, D2, G5, D1, E2, H6, F3, E1, F2, G3, H4                  | I/O      | OV <sub>DD</sub>  | —     |
| CE_PE[0:31]                   | K3, J2, F1, G2, J5, H3, G1, H2, K6, J3, K5, K4, L6, P6, P4, P3, P1, N4, N5, N2, N1, M2, M3, M5, M6, L1, L2, L4, E14, C13, C14, B13 | I/O      | OV <sub>DD</sub>  | —     |
| CE_PF[0:3]                    | F14, D13, A12, A11   | I/O      | OV <sub>DD</sub>  | —     |
| <b>Clocks</b>                 |  |          |                   |       |
| PCI_CLK_OUT[0]/CE_PF[26]      | B22  | I/O      | LV <sub>DD2</sub> | —     |
| PCI_CLK_OUT[1:2]/CE_PF[27:28] | D22, A23   | I/O      | OV <sub>DD</sub>  | —     |
| CLKIN                         | E37  | I        | OV <sub>DD</sub>  | —     |
| PCI_CLOCK/PCI_SYNC_IN         | M36  | I        | OV <sub>DD</sub>  | —     |
| PCI_SYNC_OUT/CE_PF[29]        | D37  | I/O      | OV <sub>DD</sub>  | 3     |
| <b>JTAG</b>                   |  |          |                   |       |
| TCK                           | K33  | I        | OV <sub>DD</sub>  | —     |
| TDI                           | K34  | I        | OV <sub>DD</sub>  | 4     |
| TDO                           | H37  | O        | OV <sub>DD</sub>  | 3     |
| TMS                           | J36  | I        | OV <sub>DD</sub>  | 4     |
| $\overline{\text{TRST}}$      | L32  | I        | OV <sub>DD</sub>  | 4     |
| <b>Test</b>                   |  |          |                   |       |
| TEST                          | L35  | I        | OV <sub>DD</sub>  | 7     |
| TEST_SEL                      | AU34   | I        | GV <sub>DD</sub>  | 7     |

**Table 66. MPC8360E TBGA Pinout Listing (continued)**

| Signal                          | Package Pin Number  | Pin Type                                      | Power Supply             | Notes |
|---------------------------------|---|---|--------------------------|-------|
| <b>PMC</b>                      |   |   |                          |       |
| $\overline{\text{QUIESCE}}$     | B36   | O   | $\text{OV}_{\text{DD}}$  | —     |
| <b>System Control</b>           |   |   |                          |       |
| $\overline{\text{PORESET}}$     | L37   | I   | $\text{OV}_{\text{DD}}$  | —     |
| $\overline{\text{HRESET}}$      | L36   | I/O   | $\text{OV}_{\text{DD}}$  | 1     |
| $\overline{\text{SRESET}}$      | M33   | I/O   | $\text{OV}_{\text{DD}}$  | 2     |
| <b>Thermal Management</b>       |   |   |                          |       |
| THERM0                          | AP19  | I   | $\text{GV}_{\text{DD}}$  | —     |
| THERM1                          | AT31  | I   | $\text{GV}_{\text{DD}}$  | —     |
| <b>Power and Ground Signals</b> |   |   |                          |       |
| $\text{AV}_{\text{DD}1}$        | K35   | Power for LBIU DLL (1.2 V)                    | $\text{AV}_{\text{DD}1}$ | —     |
| $\text{AV}_{\text{DD}2}$        | K36   | Power for CE PLL (1.2 V)                      | $\text{AV}_{\text{DD}2}$ | —     |
| $\text{AV}_{\text{DD}5}$        | AM29  | Power for e300 PLL (1.2 V)                    | $\text{AV}_{\text{DD}5}$ | —     |
| $\text{AV}_{\text{DD}6}$        | K37   | Power for system PLL (1.2 V)                  | $\text{AV}_{\text{DD}6}$ | —     |
| GND                             | A2, A8, A13, A19, A22, A25, A31, A33, A36, B7, B12, B24, B27, B30, C4, C6, C9, C15, C26, C32, D3, D8, D11, D14, D17, D19, D23, D27, E7, E13, E25, E30, E36, F4, F37, G34, H1, H5, H32, H33, J4, J32, J37, K1, L3, L5, L33, L34, M1, M34, M35, N37, P2, P5, P35, P36, R4, T3, U1, U5, U35, V37, W1, W4, W33, W36, Y34, AA3, AA5, AC3, AC32, AC35, AD1, AD37, AE4, AE34, AE36, AF33, AG4, AG6, AG32, AH35, AJ1, AJ4, AJ32, AJ35, AJ37, AK36, AL3, AL34, AM4, AN6, AN23, AN30, AP8, AP12, AP14, AP16, AP17, AP20, AP25, AR6, AR8, AR9, AR19, AR24, AR31, AR35, AR37, AT4, AT10, AT19, AT20, AT25, AU14, AU22, AU28, AU35 | —   | —                        | —     |
| $\text{GV}_{\text{DD}}$         | AD4, AE3, AF1, AF5, AF35, AF37, AG2, AG36, AH33, AH34, AK5, AM1, AM35, AM37, AN2, AN10, AN11, AN12, AN14, AN32, AN36, AP5, AP23, AP28, AR1, AR7, AR10, AR12, AR21, AR25, AR27, AR33, AT15, AT22, AT28, AT33, AU2, AU5, AU16, AU31, AU36   | Power for DDR DRAM I/O voltage (2.5 or 1.8 V) | $\text{GV}_{\text{DD}}$  | —     |

**Table 67. MPC8358E TBGA Pinout Listing (continued)**

| Signal                        | Package Pin Number   | Pin Type | Power Supply      | Notes |
|-------------------------------|--|----------|-------------------|-------|
| CE_PB[0:27]                   | AE2, AE1, AD5, AD3, AD2, AC6, AC5, AC4, AC2, AC1, AB5, AB4, AB3, AB1, AA6, AA4, AA2, Y6, Y4, Y3, Y2, Y1, W6, W5, W2, V5, V3, V2    | I/O      | OV <sub>DD</sub>  | —     |
| CE_PC[0:1]                    | V1, U6   | I/O      | OV <sub>DD</sub>  |       |
| CE_PC[2:3]                    | C16, A15   | I/O      | LV <sub>DD1</sub> | —     |
| CE_PC[4:6]                    | U4, U3, T6   | I/O      | OV <sub>DD</sub>  | —     |
| CE_PC[7]                      | C19  | I/O      | LV <sub>DD2</sub> | —     |
| CE_PC[8:9]                    | A4, C5   | I/O      | LV <sub>DD0</sub> | —     |
| CE_PC[10:30]                  | T5, T4, T2, T1, R5, R3, R1, C11, D12, F13, B10, C10, E12, A9, B8, D10, A14, E15, B14, D15, AH2                                     | I/O      | OV <sub>DD</sub>  | —     |
| CE_PD[0:27]                   | E11, D9, C8, F11, A7, E9, C7, A6, F10, B6, D7, E8, B5, A5, C2, E4, F5, B1, D2, G5, D1, E2, H6, F3, E1, F2, G3, H4                  | I/O      | OV <sub>DD</sub>  | —     |
| CE_PE[0:31]                   | K3, J2, F1, G2, J5, H3, G1, H2, K6, J3, K5, K4, L6, P6, P4, P3, P1, N4, N5, N2, N1, M2, M3, M5, M6, L1, L2, L4, E14, C13, C14, B13 | I/O      | OV <sub>DD</sub>  | —     |
| CE_PF[0:3]                    | F14, D13, A12, A11   | I/O      | OV <sub>DD</sub>  | —     |
| <b>Clocks</b>                 |  |          |                   |       |
| PCI_CLK_OUT[0]/CE_PF[26]      | B22  | I/O      | LV <sub>DD2</sub> | —     |
| PCI_CLK_OUT[1:2]/CE_PF[27:28] | D22, A23   | I/O      | OV <sub>DD</sub>  | —     |
| CLKIN                         | E37  | I        | OV <sub>DD</sub>  | —     |
| PCI_CLOCK/PCI_SYNC_IN         | M36  | I        | OV <sub>DD</sub>  | —     |
| PCI_SYNC_OUT/CE_PF[29]        | D37  | I/O      | OV <sub>DD</sub>  | 3     |
| <b>JTAG</b>                   |  |          |                   |       |
| TCK                           | K33  | I        | OV <sub>DD</sub>  | —     |
| TDI                           | K34  | I        | OV <sub>DD</sub>  | 4     |
| TDO                           | H37  | O        | OV <sub>DD</sub>  | 3     |
| TMS                           | J36  | I        | OV <sub>DD</sub>  | 4     |
| $\overline{\text{TRST}}$      | L32  | I        | OV <sub>DD</sub>  | 4     |
| <b>Test</b>                   |  |          |                   |       |
| TEST                          | L35  | I        | OV <sub>DD</sub>  | 7     |
| $\overline{\text{TEST\_SEL}}$ | AU34   | I        | GV <sub>DD</sub>  | 10    |
| <b>PMC</b>                    |  |          |                   |       |
| $\overline{\text{QUIESCE}}$   | B36  | O        | OV <sub>DD</sub>  | —     |
| <b>System Control</b>         |  |          |                   |       |

ordered, see [Section 24.1, “Part Numbers Fully Addressed by this Document,”](#) for part ordering details and contact your Freescale sales representative or authorized distributor for more information.

**Table 69. Operating Frequencies for the TBGA Package**

| Characteristic <sup>1</sup>                           | 400 MHz    | 533 MHz | 667 MHz <sup>2</sup> | Unit |
|---|------------|---------|----------------------|------|
| e300 core frequency ( <i>core_clk</i> )               | 266–400    | 266–533 | 266–667              | MHz  |
| Coherent system bus frequency ( <i>csb_clk</i> )      | 133–333    |         |                      | MHz  |
| QUICC Engine frequency <sup>3</sup> ( <i>ce_clk</i> ) | 266–500    |         |                      | MHz  |
| DDR and DDR2 memory bus frequency (MCLK) <sup>4</sup> | 100–166.67 |         |                      | MHz  |
| Local bus frequency (LCLK <sub>n</sub> ) <sup>5</sup> | 16.67–133  |         |                      | MHz  |
| PCI input frequency (CLKIN or PCI_CLK)                | 25–66.67   |         |                      | MHz  |
| Security core maximum internal operating frequency    | 133        | 133     | 166                  | MHz  |

**Notes:**

1. The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies.
2. The 667 MHz core frequency is based on a 1.3 V V<sub>DD</sub> supply voltage.
3. The 500 MHz QE frequency is based on a 1.3 V V<sub>DD</sub> supply voltage.
4. The DDR data rate is 2x the DDR memory bus frequency.
5. The local bus frequency is 1/2, 1/4, or 1/8 of the *lb\_clk* frequency (depending on LCRR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBCM]).

## 21.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] and RCWL[SVCOD] parameters. This table shows the multiplication factor encodings for the system PLL.

**Table 70. System PLL Multiplication Factors**

| RCWL[SPMF] | System PLL Multiplication Factor |
|------------|----------------------------------|
| 0000       | × 16                             |
| 0001       | Reserved                         |
| 0010       | × 2                              |
| 0011       | × 3                              |
| 0100       | × 4                              |
| 0101       | × 5                              |
| 0110       | × 6                              |
| 0111       | × 7                              |
| 1000       | × 8                              |
| 1001       | × 9                              |
| 1010       | × 10                             |
| 1011       | × 11                             |



**Table 74. QUICC Engine Block PLL Multiplication Factors (continued)**

| RCWL[CEPMF] | RCWL[CEPDF] | QUICC Engine PLL<br>Multiplication Factor = RCWL[CEPMF]/<br>(1 + RCWL[CEPDF]) |
|-------------|-------------|---|
| 11101       | 0           | × 29  |
| 11110       | 0           | × 30  |
| 11111       | 0           | × 31  |
| 00011       | 1           | × 1.5   |
| 00101       | 1           | × 2.5   |
| 00111       | 1           | × 3.5   |
| 01001       | 1           | × 4.5   |
| 01011       | 1           | × 5.5   |
| 01101       | 1           | × 6.5   |
| 01111       | 1           | × 7.5   |
| 10001       | 1           | × 8.5   |
| 10011       | 1           | × 9.5   |
| 10101       | 1           | × 10.5  |
| 10111       | 1           | × 11.5  |
| 11001       | 1           | × 12.5  |
| 11011       | 1           | × 13.5  |
| 11101       | 1           | × 14.5  |

**Note:**

1. Reserved modes are not listed.

The RCWL[CEVCOD] denotes the QUICC Engine Block PLL VCO internal frequency as shown in this table.

**Table 75. QUICC Engine Block PLL VCO Divider**

| RCWL[CEVCOD] | VCO Divider |
|--------------|-------------|
| 00           | 4           |
| 01           | 8           |
| 10           | 2           |
| 11           | Reserved    |

**NOTE**

The VCO divider (RCWL[CEVCOD]) must be set properly so that the QUICC Engine block VCO frequency is in the range of 600–1400 MHz. The QUICC Engine block frequency is not restricted by the CSB and core frequencies. The CSB, core, and QUICC Engine block frequencies should be selected according to the performance requirements.

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

$T_J$  = junction temperature ( $^{\circ}\text{C}$ )

$T_B$  = board temperature at the package perimeter ( $^{\circ}\text{C}$ )

$R_{\theta JA}$  = junction to board thermal resistance ( $^{\circ}\text{C}/\text{W}$ ) per JESD51-8

$P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

### 22.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

$T_J$  = junction temperature ( $^{\circ}\text{C}$ )

$T_T$  = thermocouple temperature on top of package ( $^{\circ}\text{C}$ )

$\Psi_{JT}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 22.2.4 Heat Sinks and Junction-to-Ambient Thermal Resistance

In some application environments, a heat sink is required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  = junction-to-case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta CA}$  = case-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the airflow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, airflow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

## 22.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_C$  = case temperature of the package (°C)

$R_{\theta JC}$  = junction to case thermal resistance (°C/W)

$P_D$  = power dissipation (W)

## 23 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8360E/58E. Additional information can be found in *MPC8360E/MPC8358E PowerQUICC Design Checklist* (AN3097).

### 23.1 System Clocking

The device includes two PLLs, as follows.

- The platform PLL (AV<sub>DD1</sub>) generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in [Section 21.1, “System PLL Configuration.”](#)
- The e300 core PLL (AV<sub>DD2</sub>) generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in [Section 21.2, “Core PLL Configuration.”](#)

### 23.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD1</sub>, AV<sub>DD2</sub>, respectively). The AV<sub>DD</sub> level should always be equivalent to V<sub>DD</sub>, and preferably these voltages are derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in [Figure 56](#), one to each of the five AV<sub>DD</sub> pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV<sub>DD</sub> pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV<sub>DD</sub> pin, which is on the periphery of package, without the inductance of vias.

This figure shows the PLL power supply filter circuit.




Figure 56. PLL Power Supply Filter Circuit

## 23.3 Decoupling Recommendations

Due to large address and data buses as well as high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the device system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pins of the device. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu\text{F}$ . Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

Additionally, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu\text{F}$  (AVX TPS tantalum or Sanyo OSCON).

## 23.4 Connection Recommendations


To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ ,  $GV_{DD}$ , or  $LV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ , and GND pins of the device.

## 23.5 Output Buffer DC Impedance

The device drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 57). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .



**Figure 57. Driver Impedance Measurement**

The value of this resistance and the strength of the driver’s current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = 1/(1/R_1 + 1/R_2) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

This table summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105° C.

**Table 79. Impedance Characteristics**

| Impedance    | Local Bus, Ethernet, DUART, Control, Configuration, Power Management | PCI       | DDR DRAM  | Symbol     | Unit |
|--------------|--|-----------|-----------|------------|------|
| $R_N$        | 42 Target  | 25 Target | 20 Target | $Z_0$      | W    |
| $R_P$        | 42 Target  | 25 Target | 20 Target | $Z_0$      | W    |
| Differential | NA   | NA        | NA        | $Z_{DIFF}$ | W    |

**Note:** Nominal supply voltages. See Table 1,  $T_J = 105^\circ C$ .

## 23.6 Configuration Pin Muxing

The device provides the user with power-on configuration options that can be set through the use of external pull-up or pull-down resistors of 4.7 kΩ on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{HRESET}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{HRESET}$  is asserted, is latched when  $\overline{HRESET}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.