



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Core Processor                  | PowerPC e300  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 400MHz  |
| Co-Processors/DSP               | Communications; QUICC Engine, Security; SEC   |
| RAM Controllers                 | DDR, DDR2   |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100/1000Mbps (1)   |
| SATA                            | -   |
| USB                             | USB 1.x (1)   |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V  |
| Operating Temperature           | -40°C ~ 105°C (TA)  |
| Security Features               | Cryptography, Random Number Generator   |
| Package / Case                  | 740-LBGA  |
| Supplier Device Package         | 740-TBGA (37.5x37.5)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358eczuagdga">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358eczuagdga</a> |

- Eight TDM interfaces on the MPC8360E and four TDM interfaces on the MPC8358E with 1-bit mode for E3/T3 rates in clear channel
- Sixteen independent baud rate generators and 30 input clock pins for supplying clocks to UCC and MCC serial channels (MCC is only available on the MPC8360E)
- Four independent 16-bit timers that can be interconnected as four 32-bit timers
- Interworking functionality:
  - Layer 2 10/100-Base T Ethernet switch
  - ATM-to-ATM switching (AAL0, 2, 5)
  - Ethernet-to-ATM switching with L3/L4 support
  - PPP interworking
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, 802.11i®, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs).
  - Public key execution unit (PKEU) supporting the following:
    - RSA and Diffie-Hellman
    - Programmable field size up to 2048 bits
    - Elliptic curve cryptography
    - F2m and F(p) modes
    - Programmable field size up to 511 bits
  - Data encryption standard execution unit (DEU)
    - DES, 3DES
    - Two key (K1, K2) or three key (K1, K2, K3)
    - ECB and CBC modes for both DES and 3DES
  - Advanced encryption standard unit (AESU)
  - Implements the Rijndael symmetric key cipher
  - Key lengths of 128, 192, and 256 bits, two key
    - ECB, CBC, CCM, and counter modes
  - ARC four execution unit (AFEU)
    - Implements a stream cipher compatible with the RC4 algorithm
    - 40- to 128-bit programmable key
  - Message digest execution unit (MDEU)
    - SHA with 160-, 224-, or 256-bit message digest
    - MD5 with 128-bit message digest
    - HMAC with either SHA or MD5 algorithm
  - Random number generator (RNG)
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Static and/or dynamic assignment of crypto-execution units via an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
  - Storage/NAS XOR parity generation accelerator for RAID applications
- Dual DDR SDRAM memory controllers on the MPC8360E and a single DDR SDRAM memory controller on the MPC8358E
  - Programmable timing supporting both DDR1 and DDR2 SDRAM
  - On the MPC8360E, the DDR buses can be configured as two 32-bit buses or one 64-bit bus; on the MPC8358E, the DDR bus can be configured as a 32- or 64-bit bus
  - 32- or 64-bit data interface, up to 333 MHz (for the MPC8360E) and 266 MHz (for the MPC8358E) data rate
  - Four banks of memory, each up to 1 Gbyte

**Table 4. MPC8360E TBGA Core Power Dissipation<sup>1</sup> (continued)**

| Core Frequency (MHz) | CSB Frequency (MHz) | QUICC Engine Frequency (MHz) | Typical | Maximum | Unit | Notes      |
|----------------------|---------------------|------------------------------|---------|---------|------|------------|
| 667                  | 333                 | 500                          | 6.1     | 6.8     | W    | 2, 3, 5, 9 |

**Notes:**

1. The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see [Table 6](#).
2. Typical power is based on a voltage of  $V_{DD} = 1.2$  V or 1.3 V, a junction temperature of  $T_J = 105^\circ$  C, and a Dhrystone benchmark application.
3. Thermal solutions need to design to a value higher than typical power on the end application,  $T_A$  target, and I/O power.
4. Maximum power is based on a voltage of  $V_{DD} = 1.2$  V, WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.
5. Maximum power is based on a voltage of  $V_{DD} = 1.3$  V for applications that use 667 MHz (CPU)/500 (QE) with WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.
6. Typical power is based on a voltage of  $V_{DD} = 1.3$  V, a junction temperature of  $T_J = 70^\circ$  C, and a Dhrystone benchmark application.
7. Maximum power is based on a voltage of  $V_{DD} = 1.3$  V for applications that use 667 MHz (CPU) or 500 (QE) with WC process, a junction  $T_J = 70^\circ$  C, and an artificial smoke test.
8. This frequency combination is only available for rev. 2.0 silicon.
9. This frequency combination is not available for rev. 2.0 silicon.

**Table 5. MPC8358E TBGA Core Power Dissipation<sup>1</sup>**

| Core Frequency (MHz) | CSB Frequency (MHz) | QUICC Engine Frequency (MHz) | Typical | Maximum | Unit | Notes   |
|----------------------|---------------------|------------------------------|---------|---------|------|---------|
| 266                  | 266                 | 300                          | 4.1     | 4.5     | W    | 2, 3, 4 |
| 400                  | 266                 | 400                          | 4.5     | 5.0     | W    | 2, 3, 4 |

**Notes:**

1. The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see [Table 6](#).
2. Typical power is based on a voltage of  $V_{DD} = 1.2$  V, a junction temperature of  $T_J = 105^\circ$  C, and a Dhrystone benchmark application.
3. Thermal solutions need to design to a value higher than typical power on the end application,  $T_A$  target, and I/O power.
4. Maximum power is based on a voltage of  $V_{DD} = 1.2$  V, WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.

## 5.2 RESET AC Electrical Characteristics

This section describes the AC electrical specifications for the reset initialization timing requirements of the device. This table provides the reset initialization AC timing specifications for the DDR SDRAM component(s).

**Table 11. RESET Initialization Timing Specifications**

| Parameter/Condition  | Min | Max | Unit                       | Notes |
|--|-----|-----|----------------------------|-------|
| Required assertion time of $\overline{\text{HRESET}}$ or $\overline{\text{SRESET}}$ (input) to activate reset flow   | 32  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Required assertion time of $\overline{\text{PORESET}}$ with stable clock applied to CLKIN when the device is in PCI host mode  | 32  | —   | $t_{\text{CLKIN}}$         | 2     |
| Required assertion time of $\overline{\text{PORESET}}$ with stable clock applied to PCI_SYNC_IN when the device is in PCI agent mode   | 32  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| $\overline{\text{HRESET}}/\overline{\text{SRESET}}$ assertion (output)   | 512 | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| $\overline{\text{HRESET}}$ negation to $\overline{\text{SRESET}}$ negation (output)  | 16  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{\text{PORESET}}$ when the device is in PCI host mode  | 4   | —   | $t_{\text{CLKIN}}$         | 2     |
| Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{\text{PORESET}}$ when the device is in PCI agent mode | 4   | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Input hold time for POR config signals with respect to negation of $\overline{\text{HRESET}}$  | 0   | —   | ns                         | —     |
| Time for the device to turn off POR config signals with respect to the assertion of $\overline{\text{HRESET}}$   | —   | 4   | ns                         | 3     |
| Time for the device to turn on POR config signals with respect to the negation of $\overline{\text{HRESET}}$   | 1   | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1, 3  |

**Notes:**

- $t_{\text{PCI\_SYNC\_IN}}$  is the clock period of the input clock applied to PCI\_SYNC\_IN. When the device is in PCI host mode the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.
- $t_{\text{CLKIN}}$  is the clock period of the input clock applied to CLKIN. It is only valid when the device is in PCI host mode. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.
- POR config signals consists of CFG\_RESET\_SOURCE[0:2] and CFG\_CLKIN\_DIV.

This table provides the PLL and DLL lock times.

**Table 12. PLL and DLL Lock Times**

| Parameter/Condition | Min  | Max     | Unit           | Notes |
|---------------------|------|---------|----------------|-------|
| PLL lock times      | —    | 100     | $\mu\text{s}$  | —     |
| DLL lock times      | 7680 | 122,880 | csb_clk cycles | 1, 2  |

**Notes:**

- DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
- The csb\_clk is determined by the CLKIN and system PLL ratio. See [Section 21, "Clocking,"](#) for more information.

## 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 21 and Table 22 provide the output AC timing specifications and measurement conditions for the DDR and DDR2 SDRAM interface.

**Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Source Synchronous Mode**

At recommended operating conditions with  $GV_{DD}$  of (1.8 V or 2.5 V)  $\pm$  5%.

| Parameter <sup>8</sup>   | Symbol <sup>1</sup>            | Min                         | Max                         | Unit | Notes |
|--|--------------------------------|-----------------------------|-----------------------------|------|-------|
| MCK[n] cycle time, (MCK[n]/ $\overline{MCK[n]}$ crossing)                                      | $t_{MCK}$                      | 6                           | 10                          | ns   | 2     |
| Skew between any MCK to ADDR/CMD<br>333 MHz<br>266 MHz<br>200 MHz                              | $t_{AOSKEW}$                   | -1.0<br>-1.1<br>-1.2        | 0.2<br>0.3<br>0.4           | ns   | 3     |
| ADDR/CMD output setup with respect to MCK<br>333 MHz<br>266 MHz<br>200 MHz                     | $t_{DDKHAS}$                   | 2.1<br>2.8<br>3.5           | —                           | ns   | 4     |
| ADDR/CMD output hold with respect to MCK<br>333 MHz<br>266 MHz—DDR1<br>266 MHz—DDR2<br>200 MHz | $t_{DDKHAX}$                   | 2.0<br>2.7<br>2.8<br>3.5    | —                           | ns   | 4     |
| $\overline{MCS}(n)$ output setup with respect to MCK<br>333 MHz<br>266 MHz<br>200 MHz          | $t_{DDKHCS}$                   | 2.1<br>2.8<br>3.5           | —                           | ns   | 4     |
| $\overline{MCS}(n)$ output hold with respect to MCK<br>333 MHz<br>266 MHz<br>200 MHz           | $t_{DDKHCS}$                   | 2.0<br>2.7<br>3.5           | —                           | ns   | 4     |
| MCK to MDQS  | $t_{DDKMH}$                    | -0.8                        | 0.7                         | ns   | 5, 9  |
| MDQ/MECC/MDM output setup with respect to MDQS<br>333 MHz<br>266 MHz<br>200 MHz                | $t_{DDKHDS}$ ,<br>$t_{DDKLDS}$ | 0.7<br>1.0<br>1.2           | —                           | ns   | 6     |
| MDQ/MECC/MDM output hold with respect to MDQS<br>333 MHz<br>266 MHz<br>200 MHz                 | $t_{DDKHDX}$ ,<br>$t_{DDKLDX}$ | 0.7<br>1.0<br>1.2           | —                           | ns   | 6     |
| MDQS preamble start  | $t_{DDKHMP}$                   | $-0.5 \times t_{MCK} - 0.6$ | $-0.5 \times t_{MCK} + 0.6$ | ns   | 7     |

## 8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.2.1 MII Transmit AC Timing Specifications

This table provides the MII transmit AC timing specifications.

**Table 29. MII Transmit AC Timing Specifications**


At recommended operating conditions with  $V_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

| Parameter/Condition                             | Symbol <sup>1</sup>          | Min    | Typ | Max     | Unit |
|---|------------------------------|--------|-----|---------|------|
| TX_CLK clock period 10 Mbps                     | $t_{MTX}$                    | —      | 400 | —       | ns   |
| TX_CLK clock period 100 Mbps                    | $t_{MTX}$                    | —      | 40  | —       | ns   |
| TX_CLK duty cycle                               | $t_{MTXH}/t_{MTX}$           | 35     | —   | 65      | %    |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | $t_{MTKHDX}$<br>$t_{MTKHDV}$ | 1<br>— | 5   | —<br>15 | ns   |
| TX_CLK data clock rise time, (20% to 80%)       | $t_{MTXR}$                   | 1.0    | —   | 4.0     | ns   |
| TX_CLK data clock fall time, (80% to 20%)       | $t_{MTXF}$                   | 1.0    | —   | 4.0     | ns   |

**Note:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MTKHDX}$  symbolizes MII transmit timing (MT) for the time  $t_{MTX}$  clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of  $t_{MTX}$  represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure shows the MII transmit AC timing diagram.



**Figure 12. MII Transmit AC Timing Diagram**

### 8.3.3 IEEE 1588 Timer AC Specifications

This table provides the IEEE 1588 timer AC specifications.

**Table 38. IEEE 1588 Timer AC Specifications**

| Parameter                    | Symbol       | Min | Max | Unit | Notes |
|------------------------------|--------------|-----|-----|------|-------|
| Timer clock frequency        | $t_{TMRCK}$  | 0   | 70  | MHz  | 1     |
| Input setup to timer clock   | $t_{TMRCKS}$ | —   | —   | —    | 2, 3  |
| Input hold from timer clock  | $t_{TMRCKH}$ | —   | —   | —    | 2, 3  |
| Output clock to output valid | $t_{GCLKNV}$ | 0   | 6   | ns   | —     |
| Timer alarm to output valid  | $t_{TMRAL}$  | —   | —   | —    | 2     |

**Notes:**

1. The timer can operate on `rtc_clock` or `tmr_clock`. These clocks get muxed and any one of them can be selected. The minimum and maximum requirement for both `rtc_clock` and `tmr_clock` are the same.
2. These are asynchronous signals.
3. Inputs need to be stable at least one TMR clock.

## 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8360E/58E.

### 9.1 Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the local bus interface.

**Table 39. Local Bus DC Electrical Characteristics**

| Parameter  | Symbol   | Min             | Max             | Unit    |
|--|----------|-----------------|-----------------|---------|
| High-level input voltage                         | $V_{IH}$ | 2               | $OV_{DD} + 0.3$ | V       |
| Low-level input voltage                          | $V_{IL}$ | -0.3            | 0.8             | V       |
| High-level output voltage, $I_{OH} = -100 \mu A$ | $V_{OH}$ | $OV_{DD} - 0.4$ | —               | V       |
| Low-level output voltage, $I_{OL} = 100 \mu A$   | $V_{OL}$ | —               | 0.2             | V       |
| Input current                                    | $I_{IN}$ | —               | $\pm 10$        | $\mu A$ |

### 9.2 Local Bus AC Electrical Specifications

This table describes the general timing parameters of the local bus interface of the device.

**Table 40. Local Bus General Timing Parameters—DLL Enabled**

| Parameter  | Symbol <sup>1</sup> | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| Local bus cycle time                             | $t_{LBK}$           | 7.5 | —   | ns   | 2     |
| Input setup to local bus clock (except LUPWAIT)  | $t_{LBIVKH1}$       | 1.7 | —   | ns   | 3, 4  |
| LUPWAIT input setup to local bus clock           | $t_{LBIVKH2}$       | 1.9 | —   | ns   | 3, 4  |
| Input hold from local bus clock (except LUPWAIT) | $t_{LBIXKH1}$       | 1.0 | —   | ns   | 3, 4  |




Figure 25. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2 (DLL Enabled)




Figure 26. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2 (DLL Bypass Mode)




Figure 28. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4 (DLL Enabled)

## 10 JTAG

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8360E/58E.

### 10.1 JTAG DC Electrical Characteristics


This table provides the DC electrical characteristics for the IEEE 1149.1 (JTAG) interface of the device.

Table 42. JTAG interface DC Electrical Characteristics

| Characteristic      | Symbol   | Condition                              | Min  | Max             | Unit          |
|---------------------|----------|--|------|-----------------|---------------|
| Output high voltage | $V_{OH}$ | $I_{OH} = -6.0 \text{ mA}$             | 2.4  | —               | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 6.0 \text{ mA}$              | —    | 0.5             | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 3.2 \text{ mA}$              | —    | 0.4             | V             |
| Input high voltage  | $V_{IH}$ | —                                      | 2.5  | $OV_{DD} + 0.3$ | V             |
| Input low voltage   | $V_{IL}$ | —                                      | -0.3 | 0.8             | V             |
| Input current       | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ | —    | $\pm 10$        | $\mu\text{A}$ |


### JTAG AC Electrical Characteristics

This figure provides the AC test load for TDO and the boundary-scan outputs of the device.




**Figure 29. AC Test Load for the JTAG Interface**

This figure provides the JTAG clock input timing diagram.




**Figure 30. JTAG Clock Input Timing Diagram**

This figure provides the  $\overline{TRST}$  timing diagram.



**Figure 31.  $\overline{TRST}$  Timing Diagram**

This figure provides the boundary-scan timing diagram.



**Figure 32. Boundary-Scan Timing Diagram**

## 15.2 IPIC AC Timing Specifications

This table provides the IPIC input and output AC timing specifications.

**Table 54. IPIC Input AC Timing Specifications<sup>1</sup>**

| Characteristic                  | Symbol <sup>2</sup> | Min | Unit |
|---------------------------------|---------------------|-----|------|
| IPIC inputs—minimum pulse width | $t_{PIWID}$         | 20  | ns   |

**Notes:**

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any external synchronous logic. IPIC inputs are required to be valid for at least  $t_{PIWID}$  ns to ensure proper operation when working in edge triggered mode.

## 16 SPI

This section describes the DC and AC electrical specifications for the SPI of the MPC8360E/58E.

### 16.1 SPI DC Electrical Characteristics

This table provides the DC electrical characteristics for the device SPI.

**Table 55. SPI DC Electrical Characteristics**

| Characteristic      | Symbol   | Condition                              | Min  | Max             | Unit          |
|---------------------|----------|--|------|-----------------|---------------|
| Output high voltage | $V_{OH}$ | $I_{OH} = -6.0 \text{ mA}$             | 2.4  | —               | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 6.0 \text{ mA}$              | —    | 0.5             | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 3.2 \text{ mA}$              | —    | 0.4             | V             |
| Input high voltage  | $V_{IH}$ | —                                      | 2.0  | $OV_{DD} + 0.3$ | V             |
| Input low voltage   | $V_{IL}$ | —                                      | -0.3 | 0.8             | V             |
| Input current       | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ | —    | $\pm 10$        | $\mu\text{A}$ |

### 16.2 SPI AC Timing Specifications

This table and provide the SPI input and output AC timing specifications.

**Table 56. SPI AC Timing Specifications<sup>1</sup>**

| Characteristic   | Symbol <sup>2</sup> | Min | Max | Unit |
|--|---------------------|-----|-----|------|
| SPI outputs—Master mode (internal clock) delay           | $t_{NIKH0X}$        | 0.3 | —   | ns   |
|  | $t_{NIKH0V}$        | —   | 8   |      |
| SPI outputs—Slave mode (external clock) delay            | $t_{NEKH0X}$        | 2   | —   | ns   |
|  | $t_{NEKH0V}$        | —   | 8   |      |
| SPI inputs—Master mode (internal clock) input setup time | $t_{NIIVKH}$        | 8   | —   | ns   |
| SPI inputs—Master mode (internal clock) input hold time  | $t_{NIIXKH}$        | 0   | —   | ns   |
| SPI inputs—Slave mode (external clock) input setup time  | $t_{NEIVKH}$        | 4   | —   | ns   |


**Table 60. UTOPIA AC Timing Specifications<sup>1</sup> (continued)**

| Characteristic                               | Symbol <sup>2</sup> | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| UTOPIA inputs—Internal clock input hold time | $t_{UIIXKH}$        | 2.4 | —   | ns   | —     |
| UTOPIA inputs—External clock input hold time | $t_{UEIXKH}$        | 1   | —   | ns   | 3     |

**Notes:**

- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{UIKHOX}$  symbolizes the UTOPIA outputs internal timing (UI) for the time  $t_{UTOPIA}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- In rev. 2.0 silicon, due to errata,  $t_{UEIVKH}$  minimum is 4.3 ns and  $t_{UEIXKH}$  minimum is 1.4 ns under specific conditions. Refer to Errata QE\_UPC3 in *Chip Errata for the MPC8360E, Rev. 1*.


This figure provides the AC test load for the UTOPIA.



**Figure 46. UTOPIA AC Test Load**

These figures represent the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the UTOPIA timing with external clock.



**Figure 47. UTOPIA AC Timing (External Clock) Diagram**

**Table 62. HDLC, BISYNC, and Transparent AC Timing Specifications<sup>1</sup> (continued)**

| Characteristic                         | Symbol <sup>2</sup> | Min  | Max | Unit |
|--|---------------------|------|-----|------|
| Outputs—Internal clock high impedance  | $t_{\text{HIKHOX}}$ | -0.5 | 5.5 | ns   |
| Outputs—External clock high impedance  | $t_{\text{HEKHOX}}$ | 1    | 8   | ns   |
| Inputs—Internal clock input setup time | $t_{\text{HIIVKH}}$ | 8.5  | —   | ns   |
| Inputs—External clock input setup time | $t_{\text{HEIVKH}}$ | 4    | —   | ns   |
| Inputs—Internal clock input hold time  | $t_{\text{HIIXKH}}$ | 1.4  | —   | ns   |
| Inputs—External clock input hold time  | $t_{\text{HEIXKH}}$ | 1    | —   | ns   |

**Notes:**

- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{\text{(first two letters of functional block)(signal)(state)(reference)(state)}}$  for inputs and  $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$  for outputs. For example,  $t_{\text{HIKHOX}}$  symbolizes the outputs internal timing (HI) for the time  $t_{\text{serial}}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).


**Table 63. Synchronous UART AC Timing Specifications<sup>1</sup>**

| Characteristic                         | Symbol <sup>2</sup>  | Min | Max  | Unit |
|--|----------------------|-----|------|------|
| Outputs—Internal clock delay           | $t_{\text{UAIKHOV}}$ | 0   | 11.3 | ns   |
| Outputs—External clock delay           | $t_{\text{UAEKHOV}}$ | 1   | 14   | ns   |
| Outputs—Internal clock high impedance  | $t_{\text{UAIKHOX}}$ | 0   | 11   | ns   |
| Outputs—External clock high impedance  | $t_{\text{UAEKHOX}}$ | 1   | 14   | ns   |
| Inputs—Internal clock input setup time | $t_{\text{UAIIVKH}}$ | 6   | —    | ns   |
| Inputs—External clock input setup time | $t_{\text{UAEIVKH}}$ | 8   | —    | ns   |
| Inputs—Internal clock input hold time  | $t_{\text{UAIIXKH}}$ | 1   | —    | ns   |
| Inputs—External clock input hold time  | $t_{\text{UAEIXKH}}$ | 1   | —    | ns   |

**Notes:**

- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{\text{(first two letters of functional block)(signal)(state)(reference)(state)}}$  for inputs and  $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$  for outputs. For example,  $t_{\text{HIKHOX}}$  symbolizes the outputs internal timing (HI) for the time  $t_{\text{serial}}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

This figure provides the AC test load.


**Figure 49. AC Test Load**

## 19 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8360E/58E.

### 19.1 USB DC Electrical Characteristics

This table provides the DC electrical characteristics for the USB interface.

**Table 64. USB DC Electrical Characteristics**

| Parameter  | Symbol   | Min             | Max             | Unit    |
|--|----------|-----------------|-----------------|---------|
| High-level input voltage                         | $V_{IH}$ | 2               | $OV_{DD} + 0.3$ | V       |
| Low-level input voltage                          | $V_{IL}$ | -0.3            | 0.8             | V       |
| High-level output voltage, $I_{OH} = -100 \mu A$ | $V_{OH}$ | $OV_{DD} - 0.4$ | —               | V       |
| Low-level output voltage, $I_{OL} = 100 \mu A$   | $V_{OL}$ | —               | 0.2             | V       |
| Input current                                    | $I_{IN}$ | —               | $\pm 10$        | $\mu A$ |

### 19.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface of the device.


**Table 65. USB General Timing Parameters**

| Parameter                    | Symbol <sup>1</sup> | Min    | Max | Unit | Notes                  | Note |
|------------------------------|---------------------|--------|-----|------|------------------------|------|
| USB clock cycle time         | $t_{USCK}$          | 20.83  | —   | ns   | Full speed 48 MHz      | —    |
| USB clock cycle time         | $t_{USCK}$          | 166.67 | —   | ns   | Low speed 6 MHz        | —    |
| Skew between TXP and TXN     | $t_{USTSPN}$        | —      | 5   | ns   | —                      | 2    |
| Skew among RXP, RXN, and RXD | $t_{USRSPND}$       | —      | 10  | ns   | Full speed transitions | 2    |
| Skew among RXP, RXN, and RXD | $t_{USRPN}$         | —      | 100 | ns   | Low speed transitions  | 2    |

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{state})(\text{signal})}$  for receive signals and  $t_{(\text{first two letters of functional block})(\text{state})(\text{signal})}$  for transmit signals. For example,  $t_{USRSPND}$  symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also,  $t_{USTSPN}$  symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN).
2. Skew measurements are done at  $OV_{DD}/2$  of the rising or falling edge of the signals.

This figure provide the AC test load for the USB.



**Figure 52. USB AC Test Load**

Table 67. MPC8358E TBGA Pinout Listing (continued)

| Signal  | Package Pin Number      | Pin Type | Power Supply             | Notes |
|---|-------------------------|----------|--------------------------|-------|
| $\overline{\text{IRQ}}[4:5]$  | G33, G32                | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| $\overline{\text{IRQ}}[6]/\overline{\text{LCS}}[6]/\overline{\text{CKSTOP\_OUT}}$ | E35                     | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| $\overline{\text{IRQ}}[7]/\overline{\text{LCS}}[7]/\overline{\text{CKSTOP\_IN}}$  | H36                     | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| <b>DUART</b>  |                         |          |                          |       |
| UART1_SOUT/M1SRCID[0]/M2SRCID[0]/LSRCID[0]  | E32                     | O        | $\text{OV}_{\text{DD}}$  | —     |
| UART1_SIN/M1SRCID[1]/M2SRCID[1]/LSRCID[1]   | B34                     | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| $\overline{\text{UART1\_CTS}}$ /M1SRCID[2]/M2SRCID[2]/LSRCID[2]                   | C34                     | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| $\overline{\text{UART1\_RTS}}$ /M1SRCID[3]/M2SRCID[3]/LSRCID[3]                   | A35                     | O        | $\text{OV}_{\text{DD}}$  | —     |
| <b>I<sup>2</sup>C Interface</b>   |                         |          |                          |       |
| IIC1_SDA  | D34                     | I/O      | $\text{OV}_{\text{DD}}$  | 2     |
| IIC1_SCL  | B35                     | I/O      | $\text{OV}_{\text{DD}}$  | 2     |
| IIC2_SDA  | E33                     | I/O      | $\text{OV}_{\text{DD}}$  | 2     |
| IIC2_SCL  | C35                     | I/O      | $\text{OV}_{\text{DD}}$  | 2     |
| <b>QUICC Engine</b>   |                         |          |                          |       |
| CE_PA[0]  | F8                      | I/O      | $\text{LV}_{\text{DD}0}$ | —     |
| CE_PA[1:2]  | AH1, AG5                | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| CE_PA[3:7]  | F6, D4, C3, E5, A3      | I/O      | $\text{LV}_{\text{DD}0}$ | —     |
| CE_PA[8]  | AG3                     | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| CE_PA[9:12]   | F7, B3, E6, B4          | I/O      | $\text{LV}_{\text{DD}0}$ | —     |
| CE_PA[13:14]  | AG1, AF6                | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| CE_PA[15]   | B2                      | I/O      | $\text{LV}_{\text{DD}0}$ | —     |
| CE_PA[16]   | AF4                     | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| CE_PA[17:21]  | B16, A16, E17, A17, B17 | I/O      | $\text{LV}_{\text{DD}1}$ | —     |
| CE_PA[22]   | AF3                     | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| CE_PA[23:26]  | C18, D18, E18, A18      | I/O      | $\text{LV}_{\text{DD}1}$ | —     |
| CE_PA[27:28]  | AF2, AE6                | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| CE_PA[29]   | B19                     | I/O      | $\text{LV}_{\text{DD}1}$ | —     |
| CE_PA[30]   | AE5                     | I/O      | $\text{OV}_{\text{DD}}$  | —     |
| CE_PA[31]   | F16                     | I/O      | $\text{LV}_{\text{DD}1}$ | —     |

Table 67. MPC8358E TBGA Pinout Listing (continued)

| Signal                          | Package Pin Number  | Pin Type   | Power Supply       | Notes |
|---------------------------------|---|--|--------------------|-------|
| PORESET                         | L37   | I  | OV <sub>DD</sub>   | —     |
| HRESET                          | L36   | I/O  | OV <sub>DD</sub>   | 1     |
| SRESET                          | M33   | I/O  | OV <sub>DD</sub>   | 2     |
| <b>Thermal Management</b>       |   |  |                    |       |
| THERM0                          | AP19  | I  | GV <sub>DD</sub>   | —     |
| THERM1                          | AT31  | I  | GV <sub>DD</sub>   | —     |
| <b>Power and Ground Signals</b> |   |  |                    |       |
| AV <sub>DD</sub> 1              | K35   | Power for LBIU DLL (1.2 V)                       | AV <sub>DD</sub> 1 | —     |
| AV <sub>DD</sub> 2              | K36   | Power for CE PLL (1.2 V)                         | AV <sub>DD</sub> 2 | —     |
| AV <sub>DD</sub> 5              | AM29  | Power for e300 PLL (1.2 V)                       | AV <sub>DD</sub> 5 | —     |
| AV <sub>DD</sub> 6              | K37   | Power for system PLL (1.2 V)                     | AV <sub>DD</sub> 6 | —     |
| GND                             | A2, A8, A13, A19, A22, A25, A31, A33, A36, B7, B12, B24, B27, B30, C4, C6, C9, C15, C26, C32, D3, D8, D11, D14, D17, D19, D23, D27, E7, E13, E25, E30, E36, F4, F37, G34, H1, H5, H32, H33, J4, J32, J37, K1, L3, L5, L33, L34, M1, M34, M35, N37, P2, P5, P35, P36, R4, T3, U1, U5, U35, V37, W1, W4, W33, W36, Y34, AA3, AA5, AC3, AC32, AC35, AD1, AD37, AE4, AE34, AE36, AF33, AG4, AG6, AG32, AH35, AJ1, AJ4, AJ32, AJ35, AJ37, AK36, AL3, AL34, AM4, AN6, AN23, AN30, AP8, AP12, AP14, AP16, AP17, AP20, AP25, AR6, AR8, AR9, AR19, AR24, AR31, AR35, AR37, AT4, AT10, AT19, AT20, AT25, AU14, AU22, AU28, AU35 | —  | —                  | —     |
| GV <sub>DD</sub>                | AD4, AE3, AF1, AF5, AF35, AF37, AG2, AG36, AH33, AH34, AK5, AM1, AM35, AM37, AN2, AN10, AN11, AN12, AN14, AN32, AN36, AP5, AP23, AP28, AR1, AR7, AR10, AR12, AR21, AR25, AR27, AR33, AT15, AT22, AT28, AT33, AU2, AU5, AU16, AU31, AU36   | Power for DDR DRAM I/O voltage (2.5 or 1.8 V)    | GV <sub>DD</sub>   | —     |
| LV <sub>DD</sub> 0              | D5, D6  | Power for UCC1 Ethernet interface (2.5 V, 3.3 V) | LV <sub>DD</sub> 0 | —     |

## Pinout Listings

clock. When the device is configured as a PCI agent device the CLKIN and the CFG\_CLKIN\_DIV signals should be tied to GND.

When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is disabled (RCWH[PCICKDRV] = 0), clock distribution and balancing done externally on the board. Therefore, PCI\_SYNC\_IN is the primary input clock.

As shown in [Figure 54](#) and [Figure 55](#), the primary clock input (frequency) is multiplied by the QUICC Engine block phase-locked loop (PLL), the system PLL, and the clock unit to create the QUICC Engine clock (*ce\_clk*), the coherent system bus clock (*csb\_clk*), the internal DDRC1 controller clock (*ddr1\_clk*), and the internal clock for the local bus interface unit and DDR2 memory controller (*lb\_clk*).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

$$csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$$

In PCI host mode, PCI\_SYNC\_IN × (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency; in PCI agent mode, CFG\_CLKIN\_DIV must be pulled down (low), so PCI\_SYNC\_IN × (1 + CFG\_CLKIN\_DIV) is the PCI\_CLK frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies up the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded reset options. See Chapter 4, “Reset, Clocking, and Initialization,” in the *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more information on the clock subsystem.

The *ce\_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF]) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

$$ce\_clk = (\text{primary clock input} \times CEPMF) \div (1 + CEPDF)$$

The internal *ddr1\_clk* frequency is determined by the following equation:

$$ddr1\_clk = csb\_clk \times (1 + RCWL[DDR1CM])$$

Note that the *lb\_clk* clock frequency (for DDRC2) is determined by RCWL[LBCM]. The *internal ddr1\_clk* frequency is not the external memory bus frequency; *ddr1\_clk* passes through the DDRC1 clock divider (÷2) to create the differential DDRC1 memory bus clock outputs (MEMC1\_MCK and  $\bar{M}EMC1\_MCK$ ). However, the data rate is the same frequency as *ddr1\_clk*.

The internal *lb\_clk* frequency is determined by the following equation:

$$lb\_clk = csb\_clk \times (1 + RCWL[LBCM])$$

Note that *lb\_clk* is not the external local bus or DDRC2 frequency; *lb\_clk* passes through the a LB clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LB clock divider ratio is controlled by LCRR[CLKDIV].

Additionally, some of the internal units may be required to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. This table specifies which units have a configurable clock frequency.

**Table 68. Configurable Clock Units**

| Unit                | Default Frequency | Options   |
|---------------------|-------------------|---|
| Security core       | <i>csb_clk</i> /3 | Off, <i>csb_clk</i> <sup>1</sup> , <i>csb_clk</i> /2, <i>csb_clk</i> /3 |
| PCI and DMA complex | <i>csb_clk</i>    | Off, <i>csb_clk</i>   |

<sup>1</sup> With limitation, only for slow *csb\_clk* rates, up to 166 MHz.

This table provides the operating frequencies for the TBGA package under recommended operating conditions (see [Table 2](#)). All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part

## 21.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). This table shows the encodings for RCWL[COREPLL]. COREPLL values not listed in this table should be considered reserved.

**Table 73. e300 Core PLL Configuration**

| RCWL[COREPLL] |      |   | <i>core_clk:csb_clk</i><br>Ratio                                  | VCO divider   |
|---------------|------|---|---|---|
| 0–1           | 2–5  | 6 |   |   |
| nn            | 0000 | n | PLL bypassed<br>(PLL off, <i>csb_clk</i><br>clocks core directly) | PLL bypassed<br>(PLL off, <i>csb_clk</i><br>clocks core directly) |
| 00            | 0001 | 0 | 1:1   | ÷2  |
| 01            | 0001 | 0 | 1:1   | ÷4  |
| 10            | 0001 | 0 | 1:1   | ÷8  |
| 11            | 0001 | 0 | 1:1   | ÷8  |
| 00            | 0001 | 1 | 1.5:1   | ÷2  |
| 01            | 0001 | 1 | 1.5:1   | ÷4  |
| 10            | 0001 | 1 | 1.5:1   | ÷8  |
| 11            | 0001 | 1 | 1.5:1   | ÷8  |
| 00            | 0010 | 0 | 2:1   | ÷2  |
| 01            | 0010 | 0 | 2:1   | ÷4  |
| 10            | 0010 | 0 | 2:1   | ÷8  |
| 11            | 0010 | 0 | 2:1   | ÷8  |
| 00            | 0010 | 1 | 2.5:1   | ÷2  |
| 01            | 0010 | 1 | 2.5:1   | ÷4  |
| 10            | 0010 | 1 | 2.5:1   | ÷8  |
| 11            | 0010 | 1 | 2.5:1   | ÷8  |
| 00            | 0011 | 0 | 3:1   | ÷2  |
| 01            | 0011 | 0 | 3:1   | ÷4  |
| 10            | 0011 | 0 | 3:1   | ÷8  |
| 11            | 0011 | 0 | 3:1   | ÷8  |

### NOTE

Core VCO frequency = Core frequency × VCO divider. The VCO divider (RCWL[COREPLL[0:1]]) must be set properly so that the core VCO frequency is in the range of 800–1800 MHz. Having a core frequency below the CSB frequency is not a possible option because the core frequency must be equal to or greater than the CSB frequency.

## 21.3 QUICC Engine Block PLL Configuration

The QUICC Engine block PLL is controlled by the RCWL[CEPMF], RCWL[CEPDF], and RCWL[CEVCOD] parameters. This table shows the multiplication factor encodings for the QUICC Engine block PLL.

**Table 74. QUICC Engine Block PLL Multiplication Factors**

| RCWL[CEPMF] | RCWL[CEPDF] | QUICC Engine PLL<br>Multiplication Factor = RCWL[CEPMF]/<br>(1 + RCWL[CEPDF]) |
|-------------|-------------|---|
| 00000       | 0           | × 16  |
| 00001       | 0           | Reserved  |
| 00010       | 0           | × 2   |
| 00011       | 0           | × 3   |
| 00100       | 0           | × 4   |
| 00101       | 0           | × 5   |
| 00110       | 0           | × 6   |
| 00111       | 0           | × 7   |
| 01000       | 0           | × 8   |
| 01001       | 0           | × 9   |
| 01010       | 0           | × 10  |
| 01011       | 0           | × 11  |
| 01100       | 0           | × 12  |
| 01101       | 0           | × 13  |
| 01110       | 0           | × 14  |
| 01111       | 0           | × 15  |
| 10000       | 0           | × 16  |
| 10001       | 0           | × 17  |
| 10010       | 0           | × 18  |
| 10011       | 0           | × 19  |
| 10100       | 0           | × 20  |
| 10101       | 0           | × 21  |
| 10110       | 0           | × 22  |
| 10111       | 0           | × 23  |
| 11000       | 0           | × 24  |
| 11001       | 0           | × 25  |
| 11010       | 0           | × 26  |
| 11011       | 0           | × 27  |
| 11100       | 0           | × 28  |

**Table 77. Package Thermal Characteristics for the TBGA Package (continued)**

| Characteristic                                | Symbol      | Value | Unit | Notes |
|---|-------------|-------|------|-------|
| Junction-to-package natural convection on top | $\Psi_{JT}$ | 1     | °C/W | 6     |

**Notes**

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
- Per JEDEC JESD51-2 and SEMI G38-87 with the single layer board horizontal.
- Per JEDEC JESD51-6 with the board horizontal. 1 m/sec is approximately equal to 200 linear feet per minute (LFM).
- Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 22.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See [Table 6](#) for typical power dissipations values.

### 22.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_A$  = ambient temperature for the package (°C)


$R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

$P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

### 22.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. Additionally, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device. At a known board temperature, the junction temperature is estimated using the following equation:



**Figure 57. Driver Impedance Measurement**

The value of this resistance and the strength of the driver’s current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = 1/(1/R_1 + 1/R_2) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

This table summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105° C.

**Table 79. Impedance Characteristics**

| Impedance    | Local Bus, Ethernet, DUART, Control, Configuration, Power Management | PCI       | DDR DRAM  | Symbol     | Unit |
|--------------|--|-----------|-----------|------------|------|
| $R_N$        | 42 Target  | 25 Target | 20 Target | $Z_0$      | W    |
| $R_P$        | 42 Target  | 25 Target | 20 Target | $Z_0$      | W    |
| Differential | NA   | NA        | NA        | $Z_{DIFF}$ | W    |

**Note:** Nominal supply voltages. See Table 1,  $T_J = 105^\circ C$ .

## 23.6 Configuration Pin Muxing

The device provides the user with power-on configuration options that can be set through the use of external pull-up or pull-down resistors of 4.7 kΩ on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{HRESET}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{HRESET}$  is asserted, is latched when  $\overline{HRESET}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.