#### NXP USA Inc. - MPC8360CZUAJDG Datasheet





#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

bsolete
owerPC e300
Core, 32-Bit
33MHz
Communications; QUICC Engine
DDR, DDR2
lo
0/100/1000Mbps (1)
JSB 1.x (1)
.8V, 2.5V, 3.3V
40°C ~ 105°C (TA)
40-LBGA
40-TBGA (37.5x37.5)
ttps://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8360czuajdg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **RESET DC Electrical Characteristics**

#### Table 9. GTX\_CLK125 AC Timing Specifications

#### At recommended operating conditions with $LV_{DD}$ = 2.5 ± 0.125 mV/ 3.3 V ± 165 mV (continued)

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
GTX_CLK rise and fall time $\label{eq:VDD} \begin{array}{l} \text{LV}_{\text{DD}} = 2.5 \text{ V} \\ \text{LV}_{\text{DD}} = 3.3 \text{ V} \end{array}$	t <sub>G125R</sub> /t <sub>G125F</sub>	—	_	0.75 1.0	ns	1
GTX_CLK125 duty cycle GMII & TBI 1000Base-T for RGMII & RTBI	t <sub>G125H</sub> /t <sub>G125</sub>	45 47	—	55 53	%	2
GTX_CLK125 jitter	—	—	—	±150	ps	2

#### Notes:

- 1. Rise and fall times for GTX\_CLK125 are measured from 0.5 and 2.0 V for  $LV_{DD}$  = 2.5 V and from 0.6 and 2.7 V for  $LV_{DD}$  = 3.3 V.
- GTX\_CLK125 is used to generate the GTX clock for the UCC Ethernet transmitter with 2% degradation. The GTX\_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by GTX\_CLK. See Section 8.2.2, "MII AC Timing Specifications," Section 8.2.3, "RMII AC Timing Specifications," and Section 8.2.5, "RGMII and RTBI AC Timing Specifications" for the duty cycle for 10Base-T and 100Base-T reference clock.

# 5 **RESET Initialization**

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8360E/58E.

### 5.1 **RESET DC Electrical Characteristics**

This table provides the DC electrical characteristics for the RESET pins of the device.

Characteristic	Symbol Condition		Min	Max	Unit
Input high voltage	V <sub>IH</sub>	_	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V
Input current	I <sub>IN</sub>	_	_	±10	μA
Output high voltage	V <sub>OH</sub> <sup>2</sup>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V

#### Table 10. RESET Pins DC Electrical Characteristics <sup>1</sup>

Notes:

1. This table applies for pins PORESET, HRESET, SRESET, and QUIESCE.

2. HRESET and SRESET are open drain pins, thus  $V_{OH}$  is not relevant for those pins.



**QUICC Engine Block Operating Frequency Limitations** 

## 5.3 QUICC Engine Block Operating Frequency Limitations

This section specify the limits of the AC electrical characteristics for the operation of the QUICC Engine block's communication interfaces.

### NOTE

The settings listed below are required for correct hardware interface operation. Each protocol by itself requires a minimal QUICC Engine block operating frequency setting for meeting the performance target. Because the performance is a complex function of all the QUICC Engine block settings, the user should make use of the QUICC Engine block performance utility tool provided by Freescale to validate their system.

This table lists the maximal QUICC Engine block I/O frequencies and the minimal QUICC Engine block core frequency for each interface.

Interface	Interface Operating Frequency (MHz)	Max Interface Bit Rate (Mbps)	Min QUICC Engine Operating Frequency <sup>1</sup> (MHz)	Notes
Ethernet Management: MDC/MDIO	10 (max)	10	20	_
MII	25 (typ)	100	50	_
RMII	50 (typ)	100	50	_
GMII/RGMII/TBI/RTBI	125 (typ)	1000	250	_
SPI (master/slave)	10 (max)	10	20	_
UCC through TDM	50 (max)	70	8  imes F	2
MCC	25 (max)	16.67	16 × F	2, 4
UTOPIA L2	50 (max)	800	$2 \times F$	2
POS-PHY L2	50 (max)	800	$2 \times F$	2
HDLC bus	10 (max)	10	20	_
HDLC/transparent	50 (max)	50	8/3 × F	2, 3
UART/async HDLC	3.68 (max internal ref clock)	115 (Kbps)	20	_
BISYNC	2 (max)	2	20	
USB	48 (ref clock)	12	96	_

#### Table 13. QUICC Engine Block Operating Frequency Limitations

Notes:

1. The QUICC Engine module needs to run at a frequency higher than or equal to what is listed in this table.

2. 'F' is the actual interface operating frequency.\

3. The bit rate limit is independent of the data bus width (that is, the same for serial, nibble, or octal interfaces).

4. TDM in high-speed mode for serial data interface.

# 6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR and DDR2 SDRAM interface of the MPC8360E/58E.





This section describes the DC and AC electrical specifications for the DUART interface of the MPC8360E/58E.

## 7.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface of the device.

#### Table 23. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit	Notes
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V	—
Low-level input voltage OV <sub>DD</sub>	V <sub>IL</sub>	-0.3	0.8	V	—
High-level output voltage, I <sub>OH</sub> = −100 μA	V <sub>OH</sub>	OV <sub>DD</sub> - 0.4	—	V	—
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	—	0.2	V	—
Input current (0 V ≰⁄ <sub>IN</sub> ≤OV <sub>DD</sub> )	I <sub>IN</sub>	—	±10	μA	1

#### Note:

1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

## 7.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface of the device.

Table 24.	DUART	AC T	iming	Speci	ifications
-----------	-------	------	-------	-------	------------

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	_
Maximum baud rate	>1,000,000	baud	1
Oversample rate	16	_	2

#### Notes:

- 1. Actual attainable baud rate is limited by the latency of interrupt processing.
- 2. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each sixteenth sample.

## 8 UCC Ethernet Controller: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.

## 8.1 Three-Speed Ethernet Controller (10/100/1000 Mbps)— GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), MII (media independent interface), RMII (reduced media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The MII, RMII, GMII, and TBI interfaces are only defined for 3.3 V, while the RGMII and RTBI interfaces are only defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet



### 8.2.1.1 GMII Transmit AC Timing Specifications

This table provides the GMII transmit AC timing specifications.

#### **Table 27. GMII Transmit AC Timing Specifications**

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
GTX_CLK clock period	t <sub>GTX</sub>	_	8.0		ns	_
GTX_CLK duty cycle	t <sub>GTXH/tGTX</sub>	40	_	60	%	—
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	<sup>t</sup> GTKHDX <sup>t</sup> GTKHDV	0.5	_	 5.0	ns	3
GTX_CLK clock rise time, (20% to 80%)	t <sub>GTXR</sub>	_		1.0	ns	_
GTX_CLK clock fall time, (80% to 20%)	t <sub>GTXF</sub>	_	_	1.0	ns	—
GTX_CLK125 clock period	t <sub>G125</sub>	_	8.0	_	ns	2
GTX_CLK125 reference clock duty cycle measured at $LV_{DD/2}$	t <sub>G125H</sub> /t <sub>G125</sub>	45		55	%	2

Notes:

- 1. The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>GTKHDV</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t<sub>GTKHDX</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>ignx</sub> clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GTX</sub> represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>
- 2. This symbol is used to represent the external GTX\_CLK125 signal and does not follow the original symbol naming convention.
- In rev. 2.0 silicon, due to errata, t<sub>GTKHDX</sub> minimum and t<sub>GTKHDV</sub> maximum are not supported when the GTX\_CLK is selected. Refer to Errata QE\_ENET18 in Chip Errata for the MPC8360E, Rev. 1.

This figure shows the GMII transmit AC timing diagram.



Figure 10. GMII Transmit AC Timing Diagram



Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
LUPWAIT input hold from local bus clock	t <sub>LBIXKH2</sub>	1.0	_	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	_	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3.0	_	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	_	ns	7
Local bus clock to LALE rise	t <sub>LBKHLR</sub>	_	4.5	ns	
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKHOV1</sub>	_	4.5	ns	
Local bus clock to data valid for LAD/LDP	t <sub>LBKHOV2</sub>	_	4.5	ns	3
Local bus clock to address valid for LAD	t <sub>LBKHOV3</sub>	_	4.5	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKHOX1</sub>	1.0	_	ns	3
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	1.0	_	ns	3
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>		3.8	ns	8

#### Table 40. Local Bus General Timing Parameters—DLL Enabled (continued)

#### Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the output (O) going invalid (X) or output hold time.
  </sub>
- 2. All timings are in reference to rising edge of LSYNC\_IN.
- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
- t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
- 7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on LALE output pin equals to the load on LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

This table describes the general timing parameters of the local bus interface of the device.

#### Table 41. Local Bus General Timing Parameters—DLL Bypass Mode<sup>9</sup>

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	15	—	ns	2
Input setup to local bus clock	t <sub>LBIVKH</sub>	7	—	ns	3, 4
Input hold from local bus clock	t <sub>LBIXKH</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	—	ns	7



## **10.2 JTAG AC Electrical Characteristics**

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the device.

This table provides the JTAG AC timing specifications as defined in Figure 30 through Figure 33.

#### Table 43. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup>

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	—
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	_
JTAG external clock duty cycle	t <sub>JTKHKL</sub> /t <sub>JTG</sub>	45	55	%	_
JTAG external clock rise and fall times	t <sub>JTGR</sub> & t <sub>JTGF</sub>	0	2	ns	_
TRST assert time	t <sub>TRST</sub>	25	—	ns	3
Input setup times: Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 4	_	ns	4
Input hold times: Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	10 10	_	ns	4
Valid times: Boundary-scan data TDO	t <sub>JTKLDV</sub> t <sub>JTKLOV</sub>	2 2	11 11	ns	5
Output hold times: Boundary-scan data TDO	t <sub>jtkldx</sub> t <sub>jtklox</sub>	2 2	_	ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	t <sub>JTKLDZ</sub> t <sub>JTKLOZ</sub>	2 2	19 9	ns	5, 6

#### Notes:

- 2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- 5. Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.
- 6. Guaranteed by design and characterization.

All outputs are measured from the midpoint voltage of the falling/rising edge of t<sub>TCLK</sub> to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 22). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.



This figure provides the test access port timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)

Figure 33. Test Access Port Timing Diagram

# 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the  $I^2C$  interface of the MPC8360E/58E.

## 11.1 I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the  $I^2C$  interface of the device.

#### Table 44. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 10%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7  imes OV_{DD}$	OV <sub>DD</sub> + 0.3	V	—
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3  imes OV_{DD}$	V	—
Low level output voltage	V <sub>OL</sub>	0	0.4	V	1
Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF	<sup>t</sup> I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Capacitance for each I/O pin	CI	_	10	pF	—
Input current (0 V ≤V <sub>IN</sub> ≤OV <sub>DD</sub> )	I <sub>IN</sub>		±10	μA	4

#### Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

- 2.  $C_B$  = capacitance of one bus line in pF.
- 3. Refer to the MPC8360E Integrated Communications Processor Reference Manual for information on the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if OV<sub>DD</sub> is switched off.



This figure shows the PCI input AC timing conditions.



Figure 37. PCI Input AC Timing Measurement Conditions

This figure shows the PCI output AC timing conditions.



## 13 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8360E/58E.

### **13.1 Timers DC Electrical Characteristics**

This table provides the DC electrical characteristics for the device timer pins, including TIN, TOUT, TGATE, and RTC\_CLK.

**Table 49. Timers DC Electrical Characteristics** 

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	_	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 \ V \leq V_{IN} \leq OV_{DD}$	_	±10	μA



#### **SPI AC Timing Specifications**

Table 56.	SPI AC	Timing	Specifications <sup>1</sup>
-----------	--------	--------	-----------------------------

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
SPI inputs—Slave mode (external clock) input hold time	t <sub>NEIXKH</sub>	2	—	ns

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>NIKHOV</sub> symbolizes the NMSI outputs internal timing (NI) for the time t<sub>SPI</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).

This figure provides the AC test load for the SPI.



Figure 41. SPI AC Test Load

These figures represent the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.

#### Figure 42. SPI AC Timing in Slave Mode (External Clock) Diagram

This figure shows the SPI timing in Master mode (internal clock).







## 18.3 AC Test Load

These figures represent the AC timing from Table 62 and Table 63. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the timing with external clock.



Figure 50. AC Timing (External Clock) Diagram

This figure shows the timing with internal clock.



Figure 51. AC Timing (Internal Clock) Diagram



**USB DC Electrical Characteristics** 

# 19 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8360E/58E.

## **19.1 USB DC Electrical Characteristics**

This table provides the DC electrical characteristics for the USB interface.

#### **Table 64. USB DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.4	—	V
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	—	0.2	V
Input current	I <sub>IN</sub>	—	±10	μA

## **19.2 USB AC Electrical Specifications**

This table describes the general timing parameters of the USB interface of the device.

Table 65. USB General Timing Parameters

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes	Note
USB clock cycle time	t <sub>USCK</sub>	20.83	—	ns	Full speed 48 MHz	_
USB clock cycle time	t <sub>USCK</sub>	166.67	—	ns	Low speed 6 MHz	_
Skew between TXP and TXN	t <sub>USTSPN</sub>	_	5	ns	—	2
Skew among RXP, RXN, and RXD	t <sub>USRSPND</sub>	_	10	ns	Full speed transitions	2
Skew among RXP, RXN, and RXD	t <sub>USRPND</sub>		100	ns	Low speed transitions	2

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(state)(signal)</sub> for receive signals and t<sub>(first two letters of functional block)(state)(signal)</sub> for transmit signals. For example, t<sub>USRSPND</sub> symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also, t<sub>USTSPN</sub> symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN).

2. Skew measurements are done at  $OV_{DD}/2$  of the rising or falling edge of the signals.

This figure provide the AC test load for the USB.



Figure 52. USB AC Test Load



# NP

## 20.3 Pinout Listings

Refer to AN3097, "MPC8360/MPC8358E PowerQUICC Design Checklist," for proper pin termination and usage.

This table shows the pin list of the MPC8360E TBGA package.

Signal	Package Pin Number	Pin Type	Power Supply	Notes										
Pri	Primary DDR SDRAM Memory Controller Interface													
MEMC1_MDQ[0:31]	AJ34, AK33, AL33, AL35, AJ33, AK34, AK32, AM36, AN37, AN35, AR34, AT34, AP37, AP36, AR36, AT35, AP34, AR32, AP32, AM31, AN33, AM34, AM33, AM30, AP31, AM27, AR30, AT32, AN29, AP29, AN27, AR29	I/O	GV <sub>DD</sub>	_										
MEMC1_MDQ[32:63]/ MEMC2_MDQ[0:31]	AN8, AN7, AM8, AM6, AP9, AN9, AT7, AP7, AU6, AP6, AR4, AR3, AT6, AT5, AR5, AT3, AP4, AM5, AP3, AN3, AN5, AL5, AN4, AM2, AL2, AH5, AK3, AJ2, AJ3, AH4, AK4, AH3	I/O	GV <sub>DD</sub>	_										
MEMC1_MECC[0:4]/ MSRCID[0:4]	AP24, AN22, AM19, AN19, AM24	I/O	GV <sub>DD</sub>	_										
MEMC1_MECC[5]/ MDVAL	AM23	I/O	GV <sub>DD</sub>	—										
MEMC1_MECC[6:7]	AM22, AN18	I/O	GV <sub>DD</sub>	—										
MEMC1_MDM[0:3]	AL36, AN34, AP33, AN28	0	GV <sub>DD</sub>	—										
MEMC1_MDM[4:7]/ MEMC2_MDM[0:3]	AT9, AU4, AM3, AJ6	0	GV <sub>DD</sub>	—										
MEMC1_MDM[8]	AP27	0	GV <sub>DD</sub>	—										
MEMC1_MDQS[0:3]	AK35, AP35, AN31, AM26	I/O	GV <sub>DD</sub>	—										
MEMC1_MDQS[4:7]/ MEMC2_MDQS[0:3]	AT8, AU3, AL4, AJ5	I/O	GV <sub>DD</sub>	—										
MEMC1_MDQS[8]	AP26	I/O	GV <sub>DD</sub>	—										
MEMC1_MBA[0:1]	AU29, AU30	0	GV <sub>DD</sub>	—										
MEMC1_MBA[2]	AT30	0	$GV_DD$	_										
MEMC1_MA[0:14]	AU21, AP22, AP21, AT21, AU25, AU26, AT23, AR26, AU24, AR23, AR28, AU23, AR22, AU20, AR18	0	GV <sub>DD</sub>	-										
MEMC1_MODT[0:1]	AG33, AJ36	0	GV <sub>DD</sub>	6										
MEMC1_MODT[2:3]/ MEMC2_MODT[0:1]	AT1, AK2	0	GV <sub>DD</sub>	6										
MEMC1_MWE	AT26	0	GV <sub>DD</sub>	—										
MEMC1_MRAS	AT29	0	GV <sub>DD</sub>	—										
MEMC1_MCAS	AT24	0	GV <sub>DD</sub>	_										
MEMC1_MCS[0:1]	AU27, AT27	0	GV <sub>DD</sub>	_										
MEMC1_MCS[2:3]/ MEMC2_MCS[0:1]	AU8, AU7	0	GV <sub>DD</sub>											

#### Table 66. MPC8360E TBGA Pinout Listing



**Pinout Listings** 

#### Table 66. MPC8360E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes							
	РМС										
QUIESCE	B36	0	OV <sub>DD</sub>	_							
System Control											
PORESET	L37	I	OV <sub>DD</sub>	—							
HRESET	L36	I/O	OV <sub>DD</sub>	1							
SRESET	M33	I/O	OV <sub>DD</sub>	2							
	Thermal Management										
THERM0	AP19	Ι	GV <sub>DD</sub>	—							
THERM1	AT31	I	GV <sub>DD</sub>	—							
	Power and Ground Signals										
AV <sub>DD</sub> 1	K35	Power for LBIU DLL (1.2 V)	AV <sub>DD</sub> 1	_							
AV <sub>DD</sub> 2	К36	Power for CE PLL (1.2 V)	AV <sub>DD</sub> 2	_							
AV <sub>DD</sub> 5	AM29	Power for e300 PLL (1.2 V)	AV <sub>DD</sub> 5	_							
AV <sub>DD</sub> 6	К37	Power for system PLL (1.2 V)	AV <sub>DD</sub> 6	_							
GND	A2, A8, A13, A19, A22, A25, A31, A33, A36, B7, B12, B24, B27, B30, C4, C6, C9, C15, C26, C32, D3, D8, D11, D14, D17, D19, D23, D27, E7, E13, E25, E30, E36, F4, F37, G34, H1, H5, H32, H33, J4, J32, J37, K1, L3, L5, L33, L34, M1, M34, M35, N37, P2, P5, P35, P36, R4, T3, U1, U5, U35, V37, W1, W4, W33, W36, Y34, AA3, AA5, AC3, AC32, AC35, AD1, AD37, AE4, AE34, AE36, AF33, AG4, AG6, AG32, AH35, AJ1, AJ4, AJ32, AJ35, AJ37, AK36, AL3, AL34, AM4, AN6, AN23, AN30, AP8, AP12, AP14, AP16, AP17, AP20, AP25, AR6, AR8, AR9, AR19, AR24, AR31, AR35, AR37, AT4, AT10, AT19, AT20, AT25, AU14, AU22, AU28, AU35	_	_	_							
GV <sub>DD</sub>	AD4, AE3, AF1, AF5, AF35, AF37, AG2, AG36, AH33, AH34, AK5, AM1, AM35, AM37, AN2, AN10, AN11, AN12, AN14, AN32, AN36, AP5, AP23, AP28, AR1, AR7, AR10, AR12, AR21, AR25, AR27, AR33, AT15, AT22, AT28, AT33, AU2, AU5, AU16, AU31, AU36	Power for DDR DRAM I/O voltage (2.5 or 1.8 V)	GV <sub>DD</sub>								



**Pinout Listings** 

# 21 Clocking

This figure shows the internal distribution of clocks within the MPC8360E.



Figure 54. MPC8360E Clock Subsystem



This figure shows the internal distribution of clocks within the MPC8358E.





The primary clock source for the device can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Note that in PCI host mode, the primary clock input also depends on whether PCI clock outputs are selected with RCWH[PCICKDRV]. When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is selected (RCWH[PCICKDRV] = 1), CLKIN is its primary input clock. CLKIN feeds the PCI clock divider ( $\div$ 2) and the multiplexors for PCI\_SYNC\_OUT and PCI\_CLK\_OUT. The CFG\_CLKIN\_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI\_SYNC\_OUT signal. The OCCR[PCIOEN*n*] parameters enable the PCI\_CLK\_OUT*n*, respectively.

PCI\_SYNC\_OUT is connected externally to PCI\_SYNC\_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI\_SYNC\_OUT must be connected properly to PCI\_SYNC\_IN, with equal delay to all PCI agent devices in the system, to allow the device to function. When the device is configured as a PCI agent device, PCI\_CLK is the primary input



#### Pinout Listings

clock. When the device is configured as a PCI agent device the CLKIN and the CFG\_CLKIN\_DIV signals should be tied to GND.

When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is disabled (RCWH[PCICKDRV] = 0), clock distribution and balancing done externally on the board. Therefore, PCI\_SYNC\_IN is the primary input clock.

As shown in Figure 54 and Figure 55, the primary clock input (frequency) is multiplied by the QUICC Engine block phase-locked loop (PLL), the system PLL, and the clock unit to create the QUICC Engine clock ( $ce_clk$ ), the coherent system bus clock ( $csb_clk$ ), the internal DDRC1 controller clock ( $ddr1_clk$ ), and the internal clock for the local bus interface unit and DDR2 memory controller ( $lb_clk$ ).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

$$csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$$

In PCI host mode, PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency; in PCI agent mode, CFG\_CLKIN\_DIV must be pulled down (low), so PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the PCI\_CLK frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies up the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded reset options. See Chapter 4, "Reset, Clocking, and Initialization," in the *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more information on the clock subsystem.

The *ce\_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

 $ce_clk = (primary clock input \times CEPMF) \div (1 + CEPDF)$ 

The internal *ddr1\_clk* frequency is determined by the following equation:

 $ddr1_clk = csb_clk \times (1 + RCWL[DDR1CM])$ 

Note that the lb\_clk clock frequency (for DDRC2) is determined by RCWL[LBCM]. The *internal ddr1\_clk* frequency is not the external memory bus frequency; *ddr1\_clk* passes through the DDRC1 clock divider ( $\div$ 2) to create the differential DDRC1 memory bus clock outputs (MEMC1\_MCK and MEMC1\_MCK). However, the data rate is the same frequency as *ddr1\_clk*.

The internal *lb\_clk* frequency is determined by the following equation:

 $lb\_clk = csb\_clk \times (1 + \text{RCWL[LBCM]})$ 

Note that *lb\_clk* is not the external local bus or DDRC2 frequency; *lb\_clk* passes through the a LB clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LB clock divider ratio is controlled by LCRR[CLKDIV].

Additionally, some of the internal units may be required to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. This table specifies which units have a configurable clock frequency.

Unit	Default Frequency	Options
Security core	csb_clk/3	Off, <i>csb_clk</i> <sup>1</sup> , <i>csb_clk</i> /2, <i>csb_clk</i> /3
PCI and DMA complex	csb_clk	Off, <i>csb_clk</i>

Table 68	Configurable	Clock	Units
----------	--------------	-------	-------

<sup>1</sup> With limitation, only for slow csb\_clk rates, up to 166 MHz.

This table provides the operating frequencies for the TBGA package under recommended operating conditions (see Table 2). All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part



The QUICC Engine block VCO frequency is derived from the following equations:

 $ce_clk = (primary clock input \times CEPMF) \div (1 + CEPDF)$ 

QE VCO Frequency =  $ce_clk \times VCO$  divider  $\times (1 + CEPDF)$ 

## 21.4 Suggested PLL Configurations

To simplify the PLL configurations, the device might be separated into two clock domains. The first domain contains the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and has the csb\_clk as its input clock. The second clock domain has the QUICC Engine block PLL. The clock domains are independent, and each of their PLLs are configured separately. Both of the domains has one common input clock. This table shows suggested PLL configurations for 33 and 66 MHz input clocks and illustrates each of the clock domains separately. Any combination of clock domains setting with same input clock are valid. Refer to Section 21, "Clocking," for the appropriate operating frequencies for your device.

Conf No. <sup>1</sup>	SPMF	CORE PLL	CEPMF	CEPDF	Input Clock Freq (MHz)	CSB Freq (MHz)	Core Freq (MHz)	QUICC Engine Freq (MHz)	400 (MHz)	533 (MHz)	667 (MHz)				
	33 MHz CLKIN/PCI_SYNC_IN Options														
s1	0100	0000100	æ	æ	33	133	266	—	8	8	8				
s2	0100	0000101	æ	æ	33	133	333	_	8	8	8				
s3	0101	0000100	æ	æ	33	166	333	_	8	8	8				
s4	0101	0000101	æ	æ	33	166	416			8	8				
s5	0110	0000100	æ	æ	33	200	400		8	8	8				
s6	0110	0000110	æ	æ	33	200	600			—	8				
s7	0111	0000011	æ	æ	33	233	350		8	8	8				
s8	0111	0000100	æ	æ	33	233	466			8	8				
s9	0111	0000101	æ	æ	33	233	583			_	8				
s10	1000	0000011	æ	æ	33	266	400		8	8	8				
s11	1000	0000100	æ	æ	33	266	533			8	8				
s12	1000	0000101	æ	æ	33	266	667			_	8				
s13	1001	0000010	æ	æ	33	300	300		8	8	8				
s14	1001	0000011	æ	æ	33	300	450	_		8	8				
s15	1001	0000100	æ	æ	33	300	600	_		—	8				
s16	1010	0000010	æ	æ	33	333	333	_	8	8	8				
s17	1010	0000011	æ	æ	33	333	500	_		8	8				
s18	1010	0000100	æ	æ	33	333	667	_		—	8				
c1	æ	æ	01001	0	33			300	8	8	8				
c2	æ	æ	01100	0	33	_	_	400	8	8	8				
c3	æ	æ	01110	0	33	_	_	466	_	8	8				
c4	æ	æ	01111	0	33			500	_	8	8				

Table 76. Suggested PLL Configurations

Suggested PLL Configurations

Conf No. <sup>1</sup>	SPMF	CORE PLL	CEPMF	CEPDF	Input Clock Freq (MHz)	CSB Freq (MHz)	Core Freq (MHz)	QUICC Engine Freq (MHz)	400 (MHz)	533 (MHz)	667 (MHz)
c5	æ	æ	10000	0	33	—	—	533	_	∞	8
c6	æ	æ	10001	0	33	—	—	566	_	_	8
				66 MH:	z CLKIN/PCI	_SYNC_IN	Options				
s1h	0011	0000110	æ	æ	66	200	400	_	8	∞	8
s2h	0011	0000101	æ	æ	66	200	500	_	—	∞	8
s3h	0011	0000110	æ	æ	66	200	600	_	—	—	8
s4h	0100	0000011	æ	æ	66	266	400	_	8	∞	8
s5h	0100	0000100	æ	æ	66	266	533	_	—	∞	8
s6h	0100	0000101	æ	æ	66	266	667	_	—	—	8
s7h	0101	0000010	æ	æ	66	333	333	_	8	∞	8
s8h	0101	0000011	æ	æ	66	333	500	_	—	∞	8
s9h	0101	0000100	æ	æ	66	333	667	_	_	—	8
c1h	æ	æ	00101	0	66	—	—	333	∞	∞	∞
c2h	æ	æ	00110	0	66	—	—	400	8	∞	8
c3h	æ	æ	00111	0	66	—	_	466	—	∞	8
c4h	æ	æ	01000	0	66	—	_	533	—	∞	8
c5h	æ	æ	01001	0	66	—	_	600	_	—	~

Table 76. Suggested PLL Configurations (continued)

Note:

1. The Conf No. consist of prefix, an index and a postfix. The prefix "s" and "c" stands for "syset" and "ce" respectively. The postfix "h" stands for "high input clock." The index is a serial number.

The following steps describe how to use above table. See Example 1.

- 2. Choose the up or down sections in the table according to input clock rate 33 MHz or 66 MHz.
- 3. Select a suitable CSB and core clock rates from Table 76. Copy the SPMF and CORE PLL configuration bits.
- 4. Select a suitable QUICC Engine block clock rate from Table 76. Copy the CEPMF and CEPDF configuration bits.
- 5. Insert the chosen SPMF, COREPLL, CEPMF and CEPDF to the RCWL fields, respectively.



**Configuration Pin Muxing** 



Figure 57. Driver Impedance Measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = 1/(1/R_1 + 1/R_2)) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

This table summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105° C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI	DDR DRAM	Symbol	Unit
R <sub>N</sub>	42 Target	25 Target	20 Target	Z <sub>0</sub>	W
R <sub>P</sub>	42 Target	25 Target	20 Target	Z <sub>0</sub>	W
Differential	NA	NA	NA	Z <sub>DIFF</sub>	W

**Table 79. Impedance Characteristics** 

**Note:** Nominal supply voltages. See Table 1,  $T_J = 105^{\circ}$  C.

## 23.6 Configuration Pin Muxing

The device provides the user with power-on configuration options that can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$ on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.



## 23.7 Pull-Up Resistor Requirements

The device requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins, Ethernet Management MDIO pin, and EPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, see *MPC8360E/MPC8358E PowerQUICC Design Checklist* (AN3097).

# 24 Ordering Information

## 24.1 Part Numbers Fully Addressed by this Document

This table provides the Freescale part numbering nomenclature for the MPC8360E/58E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. Additionally to the processor frequency, the part numbering scheme also includes an application modifier, which may specify special application conditions. Each part number also contains a revision code that refers to the die mask revision number.

MPC	nnnn	е	t	рр	aa	а	а	Α
Product Code	Part Identifier	Encryption Acceleration	Temperature Range	Package <sup>2</sup>	Processor Frequency <sup>3</sup>	Platform Frequency	QUICC Engine Frequency	Die Revision
MPC	8358	Blank = not included E = included	$Blank = 0^{\circ} C$ $T_A \text{ to } 105^{\circ} C$ $T_J$ $C = -40^{\circ} C T_A$ $to \; 105^{\circ} C T_J$	ZU = TBGA VV = TBGA (no lead)	e300 core speed AD = 266 MHz AG = 400 MHz	D = 266 MHz	E = 300 MHz G = 400 MHz	A = rev. 2.1 silicon
	8360				e300 core speed AG = 400 MHz AJ = 533 MHz AL = 667 MHz	D = 266 MHz F = 333 MHz	G = 400 MHz H = 500 MHz	A = rev. 2.1 silicon
MPC (rev. 2.0 silicon only)	8360	Blank = not included E = included	0° C T <sub>A</sub> to 70° C T <sub>J</sub>	ZU = TBGA VV = TBGA (no lead)	e300 core speed AH = 500 MHz AL = 667 MHz	F = 333 MHz	G = 400 MHz H = 500 MHz	_

#### Table 80. Part Numbering Nomenclature<sup>1</sup>

#### Notes:

1. Not all processor, platform, and QUICC Engine block frequency combinations are supported. For available frequency combinations, contact your local Freescale sales office or authorized distributor.

2. See Section 20, "Package and Pin Listings," for more information on available package types.

Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this
specification support all core frequencies. Additionally, parts addressed by part number specifications may support other
maximum core frequencies.

This table shows the SVR settings by device and package type.

Table 81.	SVR	Settings
-----------	-----	----------

Device	Package	SVR (Rev. 2.0)	SVR (Rev. 2.1)
MPC8360E	TBGA	0x8048_0020	0x8048_0021
MPC8360	TBGA	0x8049_0020	0x8049_0021