

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	-
Number of Cores/Bus Width	-
Speed	-
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	-
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	-
Operating Temperature	-
Security Features	-
Package / Case	-
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8360czuajdga">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8360czuajdga</a>

## 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

### 2.1.1 Absolute Maximum Ratings

This table provides the absolute maximum ratings.

**Table 1. Absolute Maximum Ratings<sup>1</sup>**

Characteristic		Symbol	Max Value	Unit	Notes
Core and PLL supply voltage for MPC8358 Device Part Number with Processor Frequency label of AD=266MHz and AG=400MHz & QUICC Engine Frequency label of E=300MHz & G=400MHz  MPC8360 Device Part Number with Processor Frequency label of AG=400MHz and AJ=533MHz & QUICC Engine Frequency label of G=400MHz		$V_{DD}$ & $AV_{DD}$	-0.3 to 1.32	V	—
Core and PLL supply voltage for MPC8360 device Part Number with Processor Frequency label of AL=667MHz and QUICC Engine Frequency label of H=500MHz		$V_{DD}$ & $AV_{DD}$	-0.3 to 1.37	V	—
DDR and DDR2 DRAM I/O voltage	DDR DDR2	$GV_{DD}$	-0.3 to 2.75 -0.3 to 1.89	V	—
Three-speed Ethernet I/O, MII management voltage		$LV_{DD}$	-0.3 to 3.63	V	—
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, and JTAG I/O voltage		$OV_{DD}$	-0.3 to 3.63	V	—
Input voltage	DDR DRAM signals	$MV_{IN}$	-0.3 to ( $GV_{DD} + 0.3$ )	V	2, 5
	DDR DRAM reference	$MV_{REF}$	-0.3 to ( $GV_{DD} + 0.3$ )	V	2, 5
	Three-speed Ethernet signals	$LV_{IN}$	-0.3 to ( $LV_{DD} + 0.3$ )	V	4, 5
	Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, SPI, and JTAG signals	$OV_{IN}$	-0.3 to ( $OV_{DD} + 0.3$ )	V	3, 5
	PCI	$OV_{IN}$	-0.3 to ( $OV_{DD} + 0.3$ )	V	6

**Table 4. MPC8360E TBGA Core Power Dissipation<sup>1</sup> (continued)**

Core Frequency (MHz)	CSB Frequency (MHz)	QUICC Engine Frequency (MHz)	Typical	Maximum	Unit	Notes
667	333	500	6.1	6.8	W	2, 3, 5, 9

**Notes:**

1. The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see [Table 6](#).
2. Typical power is based on a voltage of  $V_{DD} = 1.2$  V or 1.3 V, a junction temperature of  $T_J = 105^\circ$  C, and a Dhrystone benchmark application.
3. Thermal solutions need to design to a value higher than typical power on the end application,  $T_A$  target, and I/O power.
4. Maximum power is based on a voltage of  $V_{DD} = 1.2$  V, WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.
5. Maximum power is based on a voltage of  $V_{DD} = 1.3$  V for applications that use 667 MHz (CPU)/500 (QE) with WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.
6. Typical power is based on a voltage of  $V_{DD} = 1.3$  V, a junction temperature of  $T_J = 70^\circ$  C, and a Dhrystone benchmark application.
7. Maximum power is based on a voltage of  $V_{DD} = 1.3$  V for applications that use 667 MHz (CPU) or 500 (QE) with WC process, a junction  $T_J = 70^\circ$  C, and an artificial smoke test.
8. This frequency combination is only available for rev. 2.0 silicon.
9. This frequency combination is not available for rev. 2.0 silicon.

**Table 5. MPC8358E TBGA Core Power Dissipation<sup>1</sup>**

Core Frequency (MHz)	CSB Frequency (MHz)	QUICC Engine Frequency (MHz)	Typical	Maximum	Unit	Notes
266	266	300	4.1	4.5	W	2, 3, 4
400	266	400	4.5	5.0	W	2, 3, 4

**Notes:**

1. The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see [Table 6](#).
2. Typical power is based on a voltage of  $V_{DD} = 1.2$  V, a junction temperature of  $T_J = 105^\circ$  C, and a Dhrystone benchmark application.
3. Thermal solutions need to design to a value higher than typical power on the end application,  $T_A$  target, and I/O power.
4. Maximum power is based on a voltage of  $V_{DD} = 1.2$  V, WC process, a junction  $T_J = 105^\circ$  C, and an artificial smoke test.

This table shows the estimated typical I/O power dissipation for the device.

**Table 6. Estimated Typical I/O Power Dissipation**

Interface	Parameter	$G_{V_{DD}}$ (1.8 V)	$G_{V_{DD}}$ (2.5 V)	$O_{V_{DD}}$ (3.3 V)	$L_{V_{DD}}$ (3.3 V)	$L_{V_{DD}}$ (2.5 V)	Unit	Comments
DDR I/O 65% utilization $R_s = 20 \Omega$ $R_t = 50 \Omega$ 2 pairs of clocks	200 MHz, 1 × 32 bits	0.3	0.46	—	—	—	W	—
	200 MHz, 1 × 64 bits	0.4	0.58	—	—	—	W	—
	200 MHz, 2 × 32 bits	0.6	0.92	—	—	—	W	—
	266 MHz, 1 × 32 bits	0.35	0.56	—	—	—	W	—
	266 MHz, 1 × 64 bits	0.46	0.7	—	—	—	W	—
	266 MHz, 2 × 32 bits	0.7	1.11	—	—	—	W	—
	333 MHz, 1 × 32 bits	0.4	0.65	—	—	—	W	—
	333 MHz, 1 × 64 bits	0.53	0.82	—	—	—	W	—
Local Bus I/O Load = 25 pF 3 pairs of clocks	133 MHz, 32 bits	—	—	0.22	—	—	W	—
	83 MHz, 32 bits	—	—	0.14	—	—	W	—
	66 MHz, 32 bits	—	—	0.12	—	—	W	—
	50 MHz, 32 bits	—	—	0.09	—	—	W	—
PCI I/O Load = 30 pF	33 MHz, 32 bits	—	—	0.05	—	—	W	—
	66 MHz, 32 bits	—	—	0.07	—	—	W	—
10/100/1000 Ethernet I/O Load = 20 pF	MII or RMII	—	—	—	0.01	—	W	Multiply by number of interfaces used.
	GMII or TBI	—	—	—	0.04	—	W	
	RGMII or RTBI	—	—	—	—	0.04	W	
Other I/O	—	—	—	0.1	—	—	W	—

## 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8360E/58E.

### NOTE

The rise/fall time on QUICC Engine block input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of  $V_{DD}$ ; fall time refers to transitions from 90% to 10% of  $V_{DD}$ .

**Table 16. DDR SDRAM DC Electrical Characteristics for  $GV_{DD}(typ) = 2.5\text{ V}$  (continued)**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input high voltage	$V_{IH}$	$MV_{REF} + 0.18$	$GV_{DD} + 0.3$	V	—
Input low voltage	$V_{IL}$	-0.3	$MV_{REF} - 0.18$	V	—
Output leakage current	$I_{OZ}$	—	$\pm 10$	$\mu\text{A}$	4
Output high current ( $V_{OUT} = 1.95\text{ V}$ )	$I_{OH}$	-15.2	—	mA	—
Output low current ( $V_{OUT} = 0.35\text{ V}$ )	$I_{OL}$	15.2	—	mA	—
$MV_{REF}$ input leakage current	$I_{VREF}$	—	$\pm 10$	$\mu\text{A}$	—
Input current ( $0\text{ V} \leq V_{IN} \leq OV_{DD}$ )	$I_{IN}$	—	$\pm 10$	$\mu\text{A}$	—

**Notes:**

- $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.
- $MV_{REF}$  is expected to be equal to  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  may not exceed  $\pm 2\%$  of the DC value.
- $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to  $MV_{REF}$ . This rail should track variations in the DC level of  $MV_{REF}$ .
- Output leakage is measured with all outputs disabled,  $0\text{ V} \leq V_{OUT} \leq GV_{DD}$ .

This table provides the DDR capacitance when  $GV_{DD}(typ) = 2.5\text{ V}$ .

**Table 17. DDR SDRAM Capacitance for  $GV_{DD}(typ) = 2.5\text{ V}$**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS	$C_{IO}$	6	8	pF	1
Delta input/output capacitance: DQ, DQS	$C_{DIO}$	—	0.5	pF	1

**Note:**

- This parameter is sampled.  $GV_{DD} = 2.5\text{ V} \pm 0.125\text{ V}$ ,  $f = 1\text{ MHz}$ ,  $T_A = 25^\circ\text{ C}$ ,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

## 6.2 DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface.

### 6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications

This table provides the input AC timing specifications for the DDR2 SDRAM interface when  $GV_{DD}(typ) = 1.8\text{ V}$ .

**Table 18. DDR2 SDRAM Input AC Timing Specifications for  $GV_{DD}(typ) = 1.8\text{ V}$**

At recommended operating conditions with  $GV_{DD}$  of  $1.8\text{ V} \pm 5\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	$V_{IL}$	—	$MV_{REF} - 0.25$	V	—
AC input high voltage	$V_{IH}$	$MV_{REF} + 0.25$	—	V	—

## 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 21 and Table 22 provide the output AC timing specifications and measurement conditions for the DDR and DDR2 SDRAM interface.

**Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Source Synchronous Mode**

At recommended operating conditions with  $GV_{DD}$  of (1.8 V or 2.5 V)  $\pm$  5%.

Parameter <sup>8</sup>	Symbol <sup>1</sup>	Min	Max	Unit	Notes
MCK[n] cycle time, (MCK[n]/ $\overline{MCK[n]}$ crossing)	$t_{MCK}$	6	10	ns	2
Skew between any MCK to ADDR/CMD 333 MHz 266 MHz 200 MHz	$t_{AOSKEW}$	-1.0 -1.1 -1.2	0.2 0.3 0.4	ns	3
ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz 200 MHz	$t_{DDKHAS}$	2.1 2.8 3.5	—	ns	4
ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz—DDR1 266 MHz—DDR2 200 MHz	$t_{DDKHAX}$	2.0 2.7 2.8 3.5	—	ns	4
$\overline{MCS}(n)$ output setup with respect to MCK 333 MHz 266 MHz 200 MHz	$t_{DDKHCS}$	2.1 2.8 3.5	—	ns	4
$\overline{MCS}(n)$ output hold with respect to MCK 333 MHz 266 MHz 200 MHz	$t_{DDKHGX}$	2.0 2.7 3.5	—	ns	4
MCK to MDQS	$t_{DDKMH}$	-0.8	0.7	ns	5, 9
MDQ/MECC/MDM output setup with respect to MDQS 333 MHz 266 MHz 200 MHz	$t_{DDKHDS}$ , $t_{DDKLDS}$	0.7 1.0 1.2	—	ns	6
MDQ/MECC/MDM output hold with respect to MDQS 333 MHz 266 MHz 200 MHz	$t_{DDKHDX}$ , $t_{DDKLDX}$	0.7 1.0 1.2	—	ns	6
MDQS preamble start	$t_{DDKHMP}$	$-0.5 \times t_{MCK} - 0.6$	$-0.5 \times t_{MCK} + 0.6$	ns	7

### 8.2.2.2 MII Receive AC Timing Specifications

This table provides the MII receive AC timing specifications.

**Table 30. MII Receive AC Timing Specifications**


At recommended operating conditions with  $V_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
RX_CLK clock period 10 Mbps	$t_{MRX}$	—	400	—	ns
RX_CLK clock period 100 Mbps	$t_{MRX}$	—	40	—	ns
RX_CLK duty cycle	$t_{MRXH}/t_{MRX}$	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	$t_{MRDVKH}$	10.0	—	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	$t_{MRDXKH}$	10.0	—	—	ns
RX_CLK clock rise time, (20% to 80%)	$t_{MRXR}$	1.0	—	4.0	ns
RX_CLK clock fall time, (80% to 20%)	$t_{MRXF}$	1.0	—	4.0	ns

**Note:**


- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MRDVKH}$  symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{MRDXKL}$  symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{MRX}$  clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{MRX}$  represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure provides the AC test load.



**Figure 13. AC Test Load**

This figure shows the MII receive AC timing diagram.



**Figure 14. MII Receive AC Timing Diagram**

### 8.2.4.2 TBI Receive AC Timing Specifications

This table provides the TBI receive AC timing specifications.

**Table 34. TBI Receive AC Timing Specifications**


At recommended operating conditions with  $V_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
PMA_RX_CLK clock period	$t_{TRX}$	—	16.0	—	ns	—
PMA_RX_CLK skew	$t_{SKTRX}$	7.5	—	8.5	ns	—
RX_CLK duty cycle	$t_{TRXH}/t_{TRX}$	40	—	60	%	—
RCG[9:0] setup time to rising PMA_RX_CLK	$t_{TRDVKH}$	2.5	—	—	ns	2
RCG[9:0] hold time to rising PMA_RX_CLK	$t_{TRDXKH}$	1.0	—	—	ns	2
RX_CLK clock rise time, $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$	$t_{TRXR}$	0.7	—	2.4	ns	—
RX_CLK clock fall time, $V_{IH}(\text{max})$ to $V_{IL}(\text{min})$	$t_{TRXF}$	0.7	—	2.4	ns	—

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{TRDVKH}$  symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{TRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{TRDXKH}$  symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{TRX}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{TRX}$  represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
- Setup and hold time of even numbered RCG are measured from riding edge of PMA\_RX\_CLK1. Setup and hold time of odd numbered RCG are measured from riding edge of PMA\_RX\_CLK0.

This figure shows the TBI receive AC timing diagram.



**Figure 19. TBI Receive AC Timing Diagram**

## 8.2.5 RGMII and RTBI AC Timing Specifications

This table presents the RGMII and RTBI AC timing specifications.

**Table 35. RGMII and RTBI AC Timing Specifications**

At recommended operating conditions with  $V_{DD}$  of 2.5 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
Data to clock output skew (at transmitter)	$t_{SKRGTKHDX}$ $t_{SKRGTKHDV}$	-0.5 —	—	— 0.5	ns	7
Data to clock input skew (at receiver)	$t_{SKRGDXKH}$ $t_{SKRGDVKH}$	1.0 —	—	— 2.6	ns	2
Clock cycle duration	$t_{RGT}$	7.2	8.0	8.8	ns	3
Duty cycle for 1000Base-T	$t_{RGTH}/t_{RGT}$	45	50	55	%	4, 5
Duty cycle for 10BASE-T and 100BASE-TX	$t_{RGTH}/t_{RGT}$	40	50	60	%	3, 5
Rise time (20–80%)	$t_{RGTR}$	—	—	0.75	ns	—
Fall time (20–80%)	$t_{RGTF}$	—	—	0.75	ns	—
GTX_CLK125 reference clock period	$t_{G125}$	—	8.0	—	ns	6
GTX_CLK125 reference clock duty cycle	$t_{G125H}/t_{G125}$	47	—	53	%	—

**Notes:**

- Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of  $t_{RGT}$  represents the TBI (T) receive (Rx) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns can be added to the associated clock signal.
- For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns, respectively.
- Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three  $t_{RGT}$  of the lowest speed transitioned between.
- Duty cycle reference is  $V_{DD}/2$ .
- This symbol is used to represent the external GTX\_CLK125 and does not follow the original symbol naming convention.
- In rev. 2.0 silicon, due to errata,  $t_{SKRGTKHDX}$  minimum is -2.3 ns and  $t_{SKRGTKHDV}$  maximum is 1 ns for UCC1, 1.2 ns for UCC2 option 1, and 1.8 ns for UCC2 option 2. In rev. 2.1 silicon, due to errata,  $t_{SKRGTKHDX}$  minimum is -0.65 ns for UCC2 option 1 and -0.9 for UCC2 option 2, and  $t_{SKRGTKHDV}$  maximum is 0.75 ns for UCC1 and UCC2 option 1 and 0.85 for UCC2 option 2. Refer to Errata QE\_ENET10 in *Chip Errata for the MPC8360E, Rev. 1*. UCC1 does meet  $t_{SKRGTKHDX}$  minimum for rev. 2.1 silicon.


**Table 41. Local Bus General Timing Parameters—DLL Bypass Mode<sup>9</sup> (continued)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output valid	$t_{LBKHOV}$	—	3	ns	3
Local bus clock to output high impedance for LAD/LDP	$t_{LBKHOZ}$	—	4	ns	8

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{LBIXKH1}$  symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the  $t_{LBK}$  clock reference (K) goes high (H), in this case for clock one (1). Also,  $t_{LBKHOX}$  symbolizes local bus timing (LB) for the  $t_{LBK}$  clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to falling edge of LCLK0 (for all outputs and for  $\overline{LGTA}$  and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
3. All signals are measured from  $OV_{DD}/2$  of the rising/falling edge of LCLK0 to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
4. Input timings are measured at the pin.
5.  $t_{LBOTOT1}$  should be used when RCWH[LALE] is not set and when the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
6.  $t_{LBOTOT2}$  should be used when RCWH[LALE] is set and when the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
7.  $t_{LBOTOT3}$  should be used when RCWH[LALE] is set and when the load on LALE output pin equals to the load on LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

This figure provides the AC test load for the local bus.



**Figure 22. Local Bus C Test Load**





Figure 27. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4 (DLL Bypass Mode)


### JTAG AC Electrical Characteristics

This figure provides the AC test load for TDO and the boundary-scan outputs of the device.




**Figure 29. AC Test Load for the JTAG Interface**

This figure provides the JTAG clock input timing diagram.




**Figure 30. JTAG Clock Input Timing Diagram**

This figure provides the  $\overline{TRST}$  timing diagram.



**Figure 31.  $\overline{TRST}$  Timing Diagram**

This figure provides the boundary-scan timing diagram.



**Figure 32. Boundary-Scan Timing Diagram**

## 15.2 IPIC AC Timing Specifications

This table provides the IPIC input and output AC timing specifications.

**Table 54. IPIC Input AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Unit
IPIC inputs—minimum pulse width	$t_{PIWID}$	20	ns

**Notes:**

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any external synchronous logic. IPIC inputs are required to be valid for at least  $t_{PIWID}$  ns to ensure proper operation when working in edge triggered mode.

## 16 SPI

This section describes the DC and AC electrical specifications for the SPI of the MPC8360E/58E.

### 16.1 SPI DC Electrical Characteristics

This table provides the DC electrical characteristics for the device SPI.

**Table 55. SPI DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -6.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 6.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 10$	$\mu\text{A}$

### 16.2 SPI AC Timing Specifications

This table and provide the SPI input and output AC timing specifications.

**Table 56. SPI AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
SPI outputs—Master mode (internal clock) delay	$t_{NIKH0X}$	0.3	—	ns
	$t_{NIKH0V}$	—	8	
SPI outputs—Slave mode (external clock) delay	$t_{NEKH0X}$	2	—	ns
	$t_{NEKH0V}$	—	8	
SPI inputs—Master mode (internal clock) input setup time	$t_{NIIVKH}$	8	—	ns
SPI inputs—Master mode (internal clock) input hold time	$t_{NIIXKH}$	0	—	ns
SPI inputs—Slave mode (external clock) input setup time	$t_{NEIVKH}$	4	—	ns

## 19 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8360E/58E.

### 19.1 USB DC Electrical Characteristics

This table provides the DC electrical characteristics for the USB interface.

**Table 64. USB DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.4$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V
Input current	$I_{IN}$	—	$\pm 10$	$\mu A$

### 19.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface of the device.


**Table 65. USB General Timing Parameters**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes	Note
USB clock cycle time	$t_{USCK}$	20.83	—	ns	Full speed 48 MHz	—
USB clock cycle time	$t_{USCK}$	166.67	—	ns	Low speed 6 MHz	—
Skew between TXP and TXN	$t_{USTSPN}$	—	5	ns	—	2
Skew among RXP, RXN, and RXD	$t_{USRSPND}$	—	10	ns	Full speed transitions	2
Skew among RXP, RXN, and RXD	$t_{USRPND}$	—	100	ns	Low speed transitions	2

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{state})(\text{signal})}$  for receive signals and  $t_{(\text{first two letters of functional block})(\text{state})(\text{signal})}$  for transmit signals. For example,  $t_{USRSPND}$  symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also,  $t_{USTSPN}$  symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN).
2. Skew measurements are done at  $OV_{DD}/2$  of the rising or falling edge of the signals.

This figure provide the AC test load for the USB.



**Figure 52. USB AC Test Load**

**Table 66. MPC8360E TBGA Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
CE_PA[22]	AF3	I/O	OV <sub>DD</sub>	—
CE_PA[23:26]	C18, D18, E18, A18	I/O	LV <sub>DD1</sub>	—
CE_PA[27:28]	AF2, AE6	I/O	OV <sub>DD</sub>	—
CE_PA[29]	B19	I/O	LV <sub>DD1</sub>	—
CE_PA[30]	AE5	I/O	OV <sub>DD</sub>	—
CE_PA[31]	F16	I/O	LV <sub>DD1</sub>	—
CE_PB[0:27]	AE2, AE1, AD5, AD3, AD2, AC6, AC5, AC4, AC2, AC1, AB5, AB4, AB3, AB1, AA6, AA4, AA2, Y6, Y4, Y3, Y2, Y1, W6, W5, W2, V5, V3, V2	I/O	OV <sub>DD</sub>	—
CE_PC[0:1]	V1, U6	I/O	OV <sub>DD</sub>	—
CE_PC[2:3]	C16, A15	I/O	LV <sub>DD1</sub>	—
CE_PC[4:6]	U4, U3, T6	I/O	OV <sub>DD</sub>	—
CE_PC[7]	C19	I/O	LV <sub>DD2</sub>	—
CE_PC[8:9]	A4, C5	I/O	LV <sub>DD0</sub>	—
CE_PC[10:30]	T5, T4, T2, T1, R5, R3, R1, C11, D12, F13, B10, C10, E12, A9, B8, D10, A14, E15, B14, D15, AH2	I/O	OV <sub>DD</sub>	—
CE_PD[0:27]	E11, D9, C8, F11, A7, E9, C7, A6, F10, B6, D7, E8, B5, A5, C2, E4, F5, B1, D2, G5, D1, E2, H6, F3, E1, F2, G3, H4	I/O	OV <sub>DD</sub>	—
CE_PE[0:31]	K3, J2, F1, G2, J5, H3, G1, H2, K6, J3, K5, K4, L6, P6, P4, P3, P1, N4, N5, N2, N1, M2, M3, M5, M6, L1, L2, L4, E14, C13, C14, B13	I/O	OV <sub>DD</sub>	—
CE_PF[0:3]	F14, D13, A12, A11	I/O	OV <sub>DD</sub>	—
<b>Clocks</b>				
PCI_CLK_OUT[0]/CE_PF[26]	B22	I/O	LV <sub>DD2</sub>	—
PCI_CLK_OUT[1:2]/CE_PF[27:28]	D22, A23	I/O	OV <sub>DD</sub>	—
CLKIN	E37	I	OV <sub>DD</sub>	—
PCI_CLOCK/PCI_SYNC_IN	M36	I	OV <sub>DD</sub>	—
PCI_SYNC_OUT/CE_PF[29]	D37	I/O	OV <sub>DD</sub>	3
<b>JTAG</b>				
TCK	K33	I	OV <sub>DD</sub>	—
TDI	K34	I	OV <sub>DD</sub>	4
TDO	H37	O	OV <sub>DD</sub>	3
TMS	J36	I	OV <sub>DD</sub>	4
$\overline{\text{TRST}}$	L32	I	OV <sub>DD</sub>	4
<b>Test</b>				
TEST	L35	I	OV <sub>DD</sub>	7
TEST_SEL	AU34	I	GV <sub>DD</sub>	7

Table 67. MPC8358E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PORESET	L37	I	OV <sub>DD</sub>	—
HRESET	L36	I/O	OV <sub>DD</sub>	1
SRESET	M33	I/O	OV <sub>DD</sub>	2
<b>Thermal Management</b>				
THERM0	AP19	I	GV <sub>DD</sub>	—
THERM1	AT31	I	GV <sub>DD</sub>	—
<b>Power and Ground Signals</b>				
AV <sub>DD1</sub>	K35	Power for LBIU DLL (1.2 V)	AV <sub>DD1</sub>	—
AV <sub>DD2</sub>	K36	Power for CE PLL (1.2 V)	AV <sub>DD2</sub>	—
AV <sub>DD5</sub>	AM29	Power for e300 PLL (1.2 V)	AV <sub>DD5</sub>	—
AV <sub>DD6</sub>	K37	Power for system PLL (1.2 V)	AV <sub>DD6</sub>	—
GND	A2, A8, A13, A19, A22, A25, A31, A33, A36, B7, B12, B24, B27, B30, C4, C6, C9, C15, C26, C32, D3, D8, D11, D14, D17, D19, D23, D27, E7, E13, E25, E30, E36, F4, F37, G34, H1, H5, H32, H33, J4, J32, J37, K1, L3, L5, L33, L34, M1, M34, M35, N37, P2, P5, P35, P36, R4, T3, U1, U5, U35, V37, W1, W4, W33, W36, Y34, AA3, AA5, AC3, AC32, AC35, AD1, AD37, AE4, AE34, AE36, AF33, AG4, AG6, AG32, AH35, AJ1, AJ4, AJ32, AJ35, AJ37, AK36, AL3, AL34, AM4, AN6, AN23, AN30, AP8, AP12, AP14, AP16, AP17, AP20, AP25, AR6, AR8, AR9, AR19, AR24, AR31, AR35, AR37, AT4, AT10, AT19, AT20, AT25, AU14, AU22, AU28, AU35	—	—	—
GV <sub>DD</sub>	AD4, AE3, AF1, AF5, AF35, AF37, AG2, AG36, AH33, AH34, AK5, AM1, AM35, AM37, AN2, AN10, AN11, AN12, AN14, AN32, AN36, AP5, AP23, AP28, AR1, AR7, AR10, AR12, AR21, AR25, AR27, AR33, AT15, AT22, AT28, AT33, AU2, AU5, AU16, AU31, AU36	Power for DDR DRAM I/O voltage (2.5 or 1.8 V)	GV <sub>DD</sub>	—
LV <sub>DD0</sub>	D5, D6	Power for UCC1 Ethernet interface (2.5 V, 3.3 V)	LV <sub>DD0</sub>	—

**Table 67. MPC8358E TBGA Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>No Connect</b>				
NC	AM16, AM17, AM20, AN13, AN16, AN17, AP10, AP11, AP13, AP15, AP18, AR11, AR13, AR14, AR15, AR16, AR17, AR20, AT11, AT12, AT13, AT14, AT16, AT17, AT18, AU10, AU11, AU12, AU13, AU15, AU19	—	—	—

**Notes:**

1. This pin is an open drain signal. A weak pull-up resistor (1 k $\Omega$ ) should be placed on this pin to  $OV_{DD}$ .
2. This pin is an open drain signal. A weak pull-up resistor (2–10 k $\Omega$ ) should be placed on this pin to  $OV_{DD}$ .
3. This output is actively driven during reset rather than being three-stated during reset.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI specifications recommendation.
6. These are On Die Termination pins, used to control DDR2 memories internal termination resistance.
7. This pin must always be tied to GND.
8. This pin must always be left not connected.
9. Refer to *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* section on “RGMII Pins,” for information about the two UCC2 Ethernet interface options.
10. This pin must always be tied to  $GV_{DD}$ .
11. It is recommended that MDIC0 be tied to GND using an 18.2  $\Omega$  resistor and MDIC1 be tied to DDR power using an 18.2  $\Omega$  resistor for DDR2.

The QUICC Engine block VCO frequency is derived from the following equations:

$$ce\_clk = (\text{primary clock input} \times \text{CEPMF}) \div (1 + \text{CEPDF})$$

$$\text{QE VCO Frequency} = ce\_clk \times \text{VCO divider} \times (1 + \text{CEPDF})$$

## 21.4 Suggested PLL Configurations

To simplify the PLL configurations, the device might be separated into two clock domains. The first domain contains the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and has the `csb_clk` as its input clock. The second clock domain has the QUICC Engine block PLL. The clock domains are independent, and each of their PLLs are configured separately. Both of the domains has one common input clock. This table shows suggested PLL configurations for 33 and 66 MHz input clocks and illustrates each of the clock domains separately. Any combination of clock domains setting with same input clock are valid. Refer to [Section 21, “Clocking,”](#) for the appropriate operating frequencies for your device.

**Table 76. Suggested PLL Configurations**

Conf No. <sup>1</sup>	SPMF	CORE PLL	CEPMF	CEPDF	Input Clock Freq (MHz)	CSB Freq (MHz)	Core Freq (MHz)	QUICC Engine Freq (MHz)	400 (MHz)	533 (MHz)	667 (MHz)
<b>33 MHz CLKIN/PCI_SYNC_IN Options</b>											
s1	0100	0000100	æ	æ	33	133	266	—	∞	∞	∞
s2	0100	0000101	æ	æ	33	133	333	—	∞	∞	∞
s3	0101	0000100	æ	æ	33	166	333	—	∞	∞	∞
s4	0101	0000101	æ	æ	33	166	416	—	—	∞	∞
s5	0110	0000100	æ	æ	33	200	400	—	∞	∞	∞
s6	0110	0000110	æ	æ	33	200	600	—	—	—	∞
s7	0111	0000011	æ	æ	33	233	350	—	∞	∞	∞
s8	0111	0000100	æ	æ	33	233	466	—	—	∞	∞
s9	0111	0000101	æ	æ	33	233	583	—	—	—	∞
s10	1000	0000011	æ	æ	33	266	400	—	∞	∞	∞
s11	1000	0000100	æ	æ	33	266	533	—	—	∞	∞
s12	1000	0000101	æ	æ	33	266	667	—	—	—	∞
s13	1001	0000010	æ	æ	33	300	300	—	∞	∞	∞
s14	1001	0000011	æ	æ	33	300	450	—	—	∞	∞
s15	1001	0000100	æ	æ	33	300	600	—	—	—	∞
s16	1010	0000010	æ	æ	33	333	333	—	∞	∞	∞
s17	1010	0000011	æ	æ	33	333	500	—	—	∞	∞
s18	1010	0000100	æ	æ	33	333	667	—	—	—	∞
c1	æ	æ	01001	0	33	—	—	300	∞	∞	∞
c2	æ	æ	01100	0	33	—	—	400	∞	∞	∞
c3	æ	æ	01110	0	33	—	—	466	—	∞	∞
c4	æ	æ	01111	0	33	—	—	500	—	∞	∞

## 22.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_C$  = case temperature of the package (°C)

$R_{\theta JC}$  = junction to case thermal resistance (°C/W)

$P_D$  = power dissipation (W)

## 23 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8360E/58E. Additional information can be found in *MPC8360E/MPC8358E PowerQUICC Design Checklist* (AN3097).

### 23.1 System Clocking

The device includes two PLLs, as follows.

- The platform PLL (AV<sub>DD1</sub>) generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in [Section 21.1, “System PLL Configuration.”](#)
- The e300 core PLL (AV<sub>DD2</sub>) generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in [Section 21.2, “Core PLL Configuration.”](#)

### 23.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD1</sub>, AV<sub>DD2</sub>, respectively). The AV<sub>DD</sub> level should always be equivalent to V<sub>DD</sub>, and preferably these voltages are derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in [Figure 56](#), one to each of the five AV<sub>DD</sub> pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV<sub>DD</sub> pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV<sub>DD</sub> pin, which is on the periphery of package, without the inductance of vias.

## 23.7 Pull-Up Resistor Requirements

The device requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins, Ethernet Management MDIO pin, and EPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, see *MPC8360E/MPC8358E PowerQUICC Design Checklist* (AN3097).

## 24 Ordering Information

### 24.1 Part Numbers Fully Addressed by this Document

This table provides the Freescale part numbering nomenclature for the MPC8360E/58E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. Additionally to the processor frequency, the part numbering scheme also includes an application modifier, which may specify special application conditions. Each part number also contains a revision code that refers to the die mask revision number.

**Table 80. Part Numbering Nomenclature<sup>1</sup>**

<b>MPC</b>	<b>nnnn</b>	<b>e</b>	<b>t</b>	<b>pp</b>	<b>aa</b>	<b>a</b>	<b>a</b>	<b>A</b>
<b>Product Code</b>	<b>Part Identifier</b>	<b>Encryption Acceleration</b>	<b>Temperature Range</b>	<b>Package<sup>2</sup></b>	<b>Processor Frequency<sup>3</sup></b>	<b>Platform Frequency</b>	<b>QUICC Engine Frequency</b>	<b>Die Revision</b>
MPC	8358	Blank = not included E = included	Blank = 0° C T <sub>A</sub> to 105° C T <sub>J</sub> C = -40° C T <sub>A</sub> to 105° C T <sub>J</sub>	ZU = TBGA VV = TBGA (no lead)	e300 core speed AD = 266 MHz AG = 400 MHz	D = 266 MHz	E = 300 MHz G = 400 MHz	A = rev. 2.1 silicon
	8360				e300 core speed AG = 400 MHz AJ = 533 MHz AL = 667 MHz	D = 266 MHz F = 333 MHz	G = 400 MHz H = 500 MHz	A = rev. 2.1 silicon
MPC (rev. 2.0 silicon only)	8360	Blank = not included E = included	0° C T <sub>A</sub> to 70° C T <sub>J</sub>	ZU = TBGA VV = TBGA (no lead)	e300 core speed AH = 500 MHz AL = 667 MHz	F = 333 MHz	G = 400 MHz H = 500 MHz	—

**Notes:**

- Not all processor, platform, and QUICC Engine block frequency combinations are supported. For available frequency combinations, contact your local Freescale sales office or authorized distributor.
- See [Section 20, "Package and Pin Listings,"](#) for more information on available package types.
- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

This table shows the SVR settings by device and package type.

**Table 81. SVR Settings**

<b>Device</b>	<b>Package</b>	<b>SVR (Rev. 2.0)</b>	<b>SVR (Rev. 2.1)</b>
MPC8360E	TBGA	0x8048_0020	0x8048_0021
MPC8360	TBGA	0x8049_0020	0x8049_0021

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or  
+1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064  
Japan  
0120 191014 or  
+81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor  
Literature Distribution Center  
1-800 441-2447 or  
+1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QUICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.  
© 2011 Freescale Semiconductor, Inc.

