



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; QUICC Engine, Security; SEC
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	740-LBGA
Supplier Device Package	740-TBGA (37.5x37.5)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8360ecvvagdga">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8360ecvvagdga</a>

- 10/100 Mbps Ethernet/IEEE Std. 802.3™ CDMA/CS interface through a media-independent interface (MII, RMII, RGMII)<sup>1</sup>
- 1000 Mbps Ethernet/IEEE 802.3 CDMA/CS interface through a media-independent interface (GMII, RGMII, TBI, RTBI) on UCC1 and UCC2
- 9.6-Kbyte jumbo frames
- ATM full-duplex SAR, up to 622 Mbps (OC-12/STM-4), AAL0, AAL1, and AAL5 in accordance ITU-T I.363.5
- ATM AAL2 CPS, SSSAR, and SSTED up to 155 Mbps (OC-3/STM-1) Mbps full duplex (with 4 CPS packets per cell) in accordance ITU-T I.366.1 and I.363.2
- ATM traffic shaping for CBR, VBR, UBR, and GFR traffic types compatible with ATM forum TM4.1 for up to 64-Kbyte simultaneous ATM channels
- ATM AAL1 structured and unstructured circuit emulation service (CES 2.0) in accordance with ITU-T I.163.1 and ATM Forum af-vtoa-00-0078.000
- IMA (Inverse Multiplexing over ATM) for up to 31 IMA links over 8 IMA groups in accordance with the ATM forum AF-PHY-0086.000 (Version 1.0) and AF-PHY-0086.001 (Version 1.1)
- ATM Transmission Convergence layer support in accordance with ITU-T I.432
- ATM OAM handling features compatible with ITU-T I.610
- PPP, Multi-Link (ML-PPP), Multi-Class (MC-PPP) and PPP mux in accordance with the following RFCs: 1661, 1662, 1990, 2686, and 3153
- IP support for IPv4 packets including TOS, TTL, and header checksum processing
- Ethernet over first mile IEEE 802.3ah
- Shim header
- Ethernet-to-Ethernet/AAL5/AAL2 inter-working
- L2 Ethernet switching using MAC address or IEEE Std. 802.1P/Q™ VLAN tags
- ATM (AAL2/AAL5) to Ethernet (IP) interworking in accordance with RFC2684 including bridging of ATM ports to Ethernet ports
- Extensive support for ATM statistics and Ethernet RMON/MIB statistics
- AAL2 protocol rate up to 4 CPS at OC-3/STM-1 rate
- Packet over Sonet (POS) up to 622-Mbps full-duplex 124 MultiPHY
- POS hardware; microcode must be loaded as an IRAM package
- Transparent up to 70-Mbps full-duplex
- HDLC up to 70-Mbps full-duplex
- HDLC BUS up to 10 Mbps
- Asynchronous HDLC
- UART
- BISYNC up to 2 Mbps
- User-programmable Virtual FIFO size
- QUICC multichannel controller (QMC) for 64 TDM channels
- One multichannel communication controller (MCC) only on the MPC8360E supporting the following:
  - 256 HDLC or transparent channels
  - 128 SS7 channels
  - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces
- Two UTOPIA/POS interfaces on the MPC8360E supporting 124 MultiPHY each (optional 2\*128 MultiPHY with extended address) and one UTOPIA/POS interface on the MPC8358E supporting 31/124 MultiPHY
- Two serial peripheral interfaces (SPI); SPI2 is dedicated to Ethernet PHY management

---

<sup>1</sup>.SMII or SGMII media-independent interface is not currently supported.

- Eight TDM interfaces on the MPC8360E and four TDM interfaces on the MPC8358E with 1-bit mode for E3/T3 rates in clear channel
- Sixteen independent baud rate generators and 30 input clock pins for supplying clocks to UCC and MCC serial channels (MCC is only available on the MPC8360E)
- Four independent 16-bit timers that can be interconnected as four 32-bit timers
- Interworking functionality:
  - Layer 2 10/100-Base T Ethernet switch
  - ATM-to-ATM switching (AAL0, 2, 5)
  - Ethernet-to-ATM switching with L3/L4 support
  - PPP interworking
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, 802.11i®, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs).
  - Public key execution unit (PKEU) supporting the following:
    - RSA and Diffie-Hellman
    - Programmable field size up to 2048 bits
    - Elliptic curve cryptography
    - F2m and F(p) modes
    - Programmable field size up to 511 bits
  - Data encryption standard execution unit (DEU)
    - DES, 3DES
    - Two key (K1, K2) or three key (K1, K2, K3)
    - ECB and CBC modes for both DES and 3DES
  - Advanced encryption standard unit (AESU)
  - Implements the Rijndael symmetric key cipher
  - Key lengths of 128, 192, and 256 bits, two key
    - ECB, CBC, CCM, and counter modes
  - ARC four execution unit (AFEU)
    - Implements a stream cipher compatible with the RC4 algorithm
    - 40- to 128-bit programmable key
  - Message digest execution unit (MDEU)
    - SHA with 160-, 224-, or 256-bit message digest
    - MD5 with 128-bit message digest
    - HMAC with either SHA or MD5 algorithm
  - Random number generator (RNG)
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Static and/or dynamic assignment of crypto-execution units via an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
  - Storage/NAS XOR parity generation accelerator for RAID applications
- Dual DDR SDRAM memory controllers on the MPC8360E and a single DDR SDRAM memory controller on the MPC8358E
  - Programmable timing supporting both DDR1 and DDR2 SDRAM
  - On the MPC8360E, the DDR buses can be configured as two 32-bit buses or one 64-bit bus; on the MPC8358E, the DDR bus can be configured as a 32- or 64-bit bus
  - 32- or 64-bit data interface, up to 333 MHz (for the MPC8360E) and 266 MHz (for the MPC8358E) data rate
  - Four banks of memory, each up to 1 Gbyte

## 6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR2 SDRAM component(s) of the device when  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$ .

**Table 14. DDR2 SDRAM DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	$GV_{DD}$	1.71	1.89	V	1
I/O reference voltage	$MV_{REF}$	$0.49 \times GV_{DD}$	$0.51 \times GV_{DD}$	V	2
I/O termination voltage	$V_{TT}$	$MV_{REF} - 0.04$	$MV_{REF} + 0.04$	V	3
Input high voltage	$V_{IH}$	$MV_{REF} + 0.125$	$GV_{DD} + 0.3$	V	—
Input low voltage	$V_{IL}$	-0.3	$MV_{REF} - 0.125$	V	—
Output leakage current	$I_{OZ}$	—	$\pm 10$	$\mu\text{A}$	4
Output high current ( $V_{OUT} = 1.420 \text{ V}$ )	$I_{OH}$	-13.4	—	mA	—
Output low current ( $V_{OUT} = 0.280 \text{ V}$ )	$I_{OL}$	13.4	—	mA	—
$MV_{REF}$ input leakage current	$I_{VREF}$	—	$\pm 10$	$\mu\text{A}$	—
Input current ( $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ )	$I_{IN}$	—	$\pm 10$	$\mu\text{A}$	—

**Notes:**

- $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.
- $MV_{REF}$  is expected to equal  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  cannot exceed  $\pm 2\%$  of the DC value.
- $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to equal  $MV_{REF}$ . This rail should track variations in the DC level of  $MV_{REF}$ .
- Output leakage is measured with all outputs disabled,  $0 \text{ V} \leq V_{OUT} \leq GV_{DD}$ .

This table provides the DDR2 capacitance when  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$ .

**Table 15. DDR2 SDRAM Capacitance for  $GV_{DD}(\text{typ})=1.8 \text{ V}$**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS, $\overline{DQS}$	$C_{IO}$	6	8	pF	1
Delta input/output capacitance: DQ, DQS, $\overline{DQS}$	$C_{DIO}$	—	0.5	pF	1

**Note:**

- This parameter is sampled.  $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$ ,  $f = 1 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

This table provides the recommended operating conditions for the DDR SDRAM component(s) of the device when  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$ .

**Table 16. DDR SDRAM DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	$GV_{DD}$	2.375	2.625	V	1
I/O reference voltage	$MV_{REF}$	$0.49 \times GV_{DD}$	$0.51 \times GV_{DD}$	V	2
I/O termination voltage	$V_{TT}$	$MV_{REF} - 0.04$	$MV_{REF} + 0.04$	V	3

This table provides the input AC timing specifications for the DDR SDRAM interface when  $GV_{DD}(typ) = 2.5\text{ V}$ .

**Table 19. DDR SDRAM Input AC Timing Specifications**

At recommended operating conditions with  $GV_{DD}$  of  $2.5\text{ V} \pm 5\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	$V_{IL}$	—	$MV_{REF} - 0.31$	V	—
AC input high voltage	$V_{IH}$	$MV_{REF} + 0.31$	—	V	—

**Table 20. DDR and DDR2 SDRAM Input AC Timing Specifications Mode**


At recommended operating conditions with  $GV_{DD}$  of  $(1.8\text{ or }2.5\text{ V}) \pm 5\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
MDQS—MDQ/MECC input skew per byte 333 MHz 266 MHz 200 MHz	$t_{DISKEW}$	—750 —1125 —1250	750 1125 1250	ps	1, 2

**Notes:**

- AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.
- Maximum possible skew between a data strobe ( $MDQS[n]$ ) and any corresponding bit of data ( $MDQ[8n + \{0...7\}]$  if  $0 \leq n \leq 7$ ) or ECC ( $MECC[\{0...7\}]$  if  $n = 8$ ).

This figure shows the input timing diagram for the DDR controller.



**Figure 6. DDR Input Timing Diagram**

### 8.2.1.1 GMII Transmit AC Timing Specifications

This table provides the GMII transmit AC timing specifications.

**Table 27. GMII Transmit AC Timing Specifications**


At recommended operating conditions with  $V_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
GTX_CLK clock period	$t_{GTX}$	—	8.0	—	ns	—
GTX_CLK duty cycle	$t_{GTXH}/t_{GTX}$	40	—	60	%	—
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	$t_{GTKHDX}$ $t_{GTKHDV}$	0.5 —	—	— 5.0	ns	3
GTX_CLK clock rise time, (20% to 80%)	$t_{GTXR}$	—	—	1.0	ns	—
GTX_CLK clock fall time, (80% to 20%)	$t_{GTXF}$	—	—	1.0	ns	—
GTX_CLK125 clock period	$t_{G125}$	—	8.0	—	ns	2
GTX_CLK125 reference clock duty cycle measured at $V_{DD}/2$	$t_{G125H}/t_{G125}$	45	—	55	%	2

**Notes:**

1. The symbols used for timing specifications follow the pattern  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{GTKHDV}$  symbolizes GMII transmit timing (GT) with respect to the  $t_{GTX}$  clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also,  $t_{GTKHDX}$  symbolizes GMII transmit timing (GT) with respect to the  $t_{GTX}$  clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{GTX}$  represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This symbol is used to represent the external GTX\_CLK125 signal and does not follow the original symbol naming convention.
3. In rev. 2.0 silicon, due to errata,  $t_{GTKHDX}$  minimum and  $t_{GTKHDV}$  maximum are not supported when the GTX\_CLK is selected. Refer to Errata *QE\_ENET18* in *Chip Errata for the MPC8360E, Rev. 1*.

This figure shows the GMII transmit AC timing diagram.



**Figure 10. GMII Transmit AC Timing Diagram**

### 8.2.4.1 TBI Transmit AC Timing Specifications

This table provides the TBI transmit AC timing specifications.

**Table 33. TBI Transmit AC Timing Specifications**


At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
GTX_CLK clock period	$t_{TTX}$	—	8.0	—	ns	—
GTX_CLK duty cycle	$t_{TTXH}/t_{TTX}$	40	—	60	%	—
GTX_CLK to TBI data TCG[9:0] delay	$t_{TTKHDV}$ $t_{TTKHDV}$	1.0 —	—	— 5.0	ns	3
GTX_CLK clock rise time, (20% to 80%)	$t_{TTXR}$	—	—	1.0	ns	—
GTX_CLK clock fall time, (80% to 20%)	$t_{TTXF}$	—	—	1.0	ns	—
GTX_CLK125 reference clock period	$t_{G125}$	—	8.0	—	ns	2
GTX_CLK125 reference clock duty cycle	$t_{G125H}/t_{G125}$	45	—	55	ns	—

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{TTKHDV}$  symbolizes the TBI transmit timing (TT) with respect to the time from  $t_{TTX}$  (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also,  $t_{TTKHDV}$  symbolizes the TBI transmit timing (TT) with respect to the time from  $t_{TTX}$  (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{TTX}$  represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This symbol is used to represent the external GTX\_CLK125 and does not follow the original symbol naming convention.
3. In rev. 2.0 silicon, due to errata,  $t_{TTKHDV}$  minimum is 0.7 ns for UCC1. Refer to Errata *QE\_ENET19* in *Chip Errata for the MPC8360E, Rev. 1*.

This figure shows the TBI transmit AC timing diagram.



**Figure 18. TBI Transmit AC Timing Diagram**

## 8.2.5 RGMII and RTBI AC Timing Specifications

This table presents the RGMII and RTBI AC timing specifications.

**Table 35. RGMII and RTBI AC Timing Specifications**

At recommended operating conditions with  $V_{DD}$  of 2.5 V  $\pm$  5%.


Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
Data to clock output skew (at transmitter)	$t_{SKRGTKHDX}$ $t_{SKRGTKHDV}$	−0.5 —	—	— 0.5	ns	7
Data to clock input skew (at receiver)	$t_{SKRGDXKH}$ $t_{SKRGDVKH}$	1.0 —	—	— 2.6	ns	2
Clock cycle duration	$t_{RGT}$	7.2	8.0	8.8	ns	3
Duty cycle for 1000Base-T	$t_{RGTH}/t_{RGT}$	45	50	55	%	4, 5
Duty cycle for 10BASE-T and 100BASE-TX	$t_{RGTH}/t_{RGT}$	40	50	60	%	3, 5
Rise time (20–80%)	$t_{RGTR}$	—	—	0.75	ns	—
Fall time (20–80%)	$t_{RGTF}$	—	—	0.75	ns	—
GTX_CLK125 reference clock period	$t_{G125}$	—	8.0	—	ns	6
GTX_CLK125 reference clock duty cycle	$t_{G125H}/t_{G125}$	47	—	53	%	—

### Notes:

- Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of  $t_{RGT}$  represents the TBI (T) receive (Rx) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns can be added to the associated clock signal.
- For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns, respectively.
- Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three  $t_{RGT}$  of the lowest speed transitioned between.
- Duty cycle reference is  $V_{DD}/2$ .
- This symbol is used to represent the external GTX\_CLK125 and does not follow the original symbol naming convention.
- In rev. 2.0 silicon, due to errata,  $t_{SKRGTKHDX}$  minimum is −2.3 ns and  $t_{SKRGTKHDV}$  maximum is 1 ns for UCC1, 1.2 ns for UCC2 option 1, and 1.8 ns for UCC2 option 2. In rev. 2.1 silicon, due to errata,  $t_{SKRGTKHDX}$  minimum is −0.65 ns for UCC2 option 1 and −0.9 for UCC2 option 2, and  $t_{SKRGTKHDV}$  maximum is 0.75 ns for UCC1 and UCC2 option 1 and 0.85 for UCC2 option 2. Refer to Errata QE\_ENET10 in *Chip Errata for the MPC8360E, Rev. 1*. UCC1 does meet  $t_{SKRGTKHDX}$  minimum for rev. 2.1 silicon.



This figure provides the test access port timing diagram.



**Figure 33. Test Access Port Timing Diagram**

## 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8360E/58E.

### 11.1 I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the I<sup>2</sup>C interface of the device.

**Table 44. I<sup>2</sup>C DC Electrical Characteristics**

At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	$V_{IH}$	$0.7 \times OV_{DD}$	$OV_{DD} + 0.3$	V	—
Input low voltage level	$V_{IL}$	-0.3	$0.3 \times OV_{DD}$	V	—
Low level output voltage	$V_{OL}$	0	0.4	V	1
Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF	$t_{I2KLKV}$	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	$t_{I2KHKL}$	0	50	ns	3
Capacitance for each I/O pin	$C_I$	—	10	pF	—
Input current ( $0\text{ V} \leq V_{IN} \leq OV_{DD}$ )	$I_{IN}$	—	$\pm 10$	$\mu\text{A}$	4

**Notes:**

- Output voltage (open drain or open collector) condition = 3 mA sink current.
- $C_B$  = capacitance of one bus line in pF.
- Refer to the *MPC8360E Integrated Communications Processor Reference Manual* for information on the digital filter used.
- I/O pins obstruct the SDA and SCL lines if  $OV_{DD}$  is switched off.

**Table 47. PCI AC Timing Specifications at 66 MHz (continued)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Clock to output high impedance	$t_{PCKHOZ}$	—	14	ns	2, 3
Input setup to clock	$t_{PCIVKH}$	3.0	—	ns	2, 4
Input hold from clock	$t_{PCIXKH}$	0.3	—	ns	2, 4, 6

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{PCIVKH}$  symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock,  $t_{SYS}$ , reference (K) going to the high (H) state or setup time. Also,  $t_{PCRHFV}$  symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
- See the timing measurement conditions in the *PCI 2.2 Local Bus Specifications*.
- For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- Input timings are measured at the pin.
- In rev. 2.0 silicon, due to errata,  $t_{PCIHOV}$  maximum is 6.6 ns. Refer to Errata PCI21 in *Chip Errata for the MPC8360E, Rev. 1*.
- In rev. 2.0 silicon, due to errata,  $t_{PCIXKH}$  minimum is 1 ns. Refer to Errata PCI17 in *Chip Errata for the MPC8360E, Rev. 1*.


**Table 48. PCI AC Timing Specifications at 33 MHz**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Clock to output valid	$t_{PCKHOV}$	—	11	ns	2
Output hold from clock	$t_{PCKHOX}$	2	—	ns	2
Clock to output high impedance	$t_{PCKHOZ}$	—	14	ns	2, 3
Input setup to clock	$t_{PCIVKH}$	7.0	—	ns	2, 2
Input hold from clock	$t_{PCIXKH}$	0.3	—	ns	2, 4, 5

**Notes:**


- The symbols used for timing specifications herein follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{PCIVKH}$  symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock,  $t_{SYS}$ , reference (K) going to the high (H) state or setup time. Also,  $t_{PCRHFV}$  symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
- See the timing measurement conditions in the *PCI 2.2 Local Bus Specifications*.
- For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- Input timings are measured at the pin.
- In rev. 2.0 silicon, due to errata,  $t_{PCIXKH}$  minimum is 1 ns. Refer to Errata PCI17 in *Chip Errata for the MPC8360E, Rev. 1*.

This figure provides the AC test load for PCI.




**Figure 36. PCI AC Test Load**

This figure shows the PCI input AC timing conditions.



**Figure 37. PCI Input AC Timing Measurement Conditions**

This figure shows the PCI output AC timing conditions.



**Figure 38. PCI Output AC Timing Measurement Condition**

## 13 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8360E/58E.

### 13.1 Timers DC Electrical Characteristics

This table provides the DC electrical characteristics for the device timer pins, including  $TIN$ ,  $\overline{TOUT}$ ,  $\overline{TGATE}$ , and  $RTC\_CLK$ .

**Table 49. Timers DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -6.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 6.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 10$	$\mu\text{A}$

## 13.2 Timers AC Timing Specifications

This table provides the timer input and output AC timing specifications.


**Table 50. Timers Input AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Typ	Unit
Timers inputs—minimum pulse width	$t_{TIWID}$	20	ns

**Notes:**

- Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- Timers inputs and outputs are asynchronous to any visible clock. Timers outputs should be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least  $t_{TIWID}$  ns to ensure proper operation.

This figure provides the AC test load for the timers.



**Figure 39. Timers AC Test Load**

## 14 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the MPC8360E/58E.

### 14.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the device GPIO.

**Table 51. GPIO DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Output high voltage	$V_{OH}$	$I_{OH} = -6.0$ mA	2.4	—	V	1
Output low voltage	$V_{OL}$	$I_{OL} = 6.0$ mA	—	0.5	V	1
Output low voltage	$V_{OL}$	$I_{OL} = 3.2$ mA	—	0.4	V	1
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V	1
Input low voltage	$V_{IL}$	—	-0.3	0.8	V	—
Input current	$I_{IN}$	$0\text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 10$	$\mu\text{A}$	—

**Note:**

- This specification applies when operating from 3.3-V supply.

**Table 62. HDLC, BISYNC, and Transparent AC Timing Specifications<sup>1</sup> (continued)**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
Outputs—Internal clock high impedance	$t_{HIKHOX}$	-0.5	5.5	ns
Outputs—External clock high impedance	$t_{HEKHOX}$	1	8	ns
Inputs—Internal clock input setup time	$t_{HIIVKH}$	8.5	—	ns
Inputs—External clock input setup time	$t_{HEIVKH}$	4	—	ns
Inputs—Internal clock input hold time	$t_{HIIXKH}$	1.4	—	ns
Inputs—External clock input hold time	$t_{HEIXKH}$	1	—	ns

**Notes:**

- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{HIKHOX}$  symbolizes the outputs internal timing (HI) for the time  $t_{\text{serial}}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).


**Table 63. Synchronous UART AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
Outputs—Internal clock delay	$t_{UAIKHOV}$	0	11.3	ns
Outputs—External clock delay	$t_{UAEKHOV}$	1	14	ns
Outputs—Internal clock high impedance	$t_{UAIKHOX}$	0	11	ns
Outputs—External clock high impedance	$t_{UAEKHOX}$	1	14	ns
Inputs—Internal clock input setup time	$t_{UAIIVKH}$	6	—	ns
Inputs—External clock input setup time	$t_{UAEIVKH}$	8	—	ns
Inputs—Internal clock input hold time	$t_{UAIIXKH}$	1	—	ns
Inputs—External clock input hold time	$t_{UAEIXKH}$	1	—	ns

**Notes:**

- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{HIKHOX}$  symbolizes the outputs internal timing (HI) for the time  $t_{\text{serial}}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

This figure provides the AC test load.


**Figure 49. AC Test Load**

# 18.3 AC Test Load

These figures represent the AC timing from Table 62 and Table 63. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

This figure shows the timing with external clock.




Figure 50. AC Timing (External Clock) Diagram

This figure shows the timing with internal clock.




Figure 51. AC Timing (Internal Clock) Diagram

# 19 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8360E/58E.

## 19.1 USB DC Electrical Characteristics

This table provides the DC electrical characteristics for the USB interface.

**Table 64. USB DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.4$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V
Input current	$I_{IN}$	—	$\pm 10$	$\mu A$

## 19.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface of the device.


**Table 65. USB General Timing Parameters**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes	Note
USB clock cycle time	$t_{USCK}$	20.83	—	ns	Full speed 48 MHz	—
USB clock cycle time	$t_{USCK}$	166.67	—	ns	Low speed 6 MHz	—
Skew between TXP and TXN	$t_{USTSPN}$	—	5	ns	—	2
Skew among RXP, RXN, and RXD	$t_{USRSPND}$	—	10	ns	Full speed transitions	2
Skew among RXP, RXN, and RXD	$t_{USRPND}$	—	100	ns	Low speed transitions	2

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{state})(\text{signal})}$  for receive signals and  $t_{(\text{first two letters of functional block})(\text{state})(\text{signal})}$  for transmit signals. For example,  $t_{USRSPND}$  symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also,  $t_{USTSPN}$  symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN).
- Skew measurements are done at  $OV_{DD}/2$  of the rising or falling edge of the signals.

This figure provide the AC test load for the USB.



**Figure 52. USB AC Test Load**

Table 66. MPC8360E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
CE_PA[22]	AF3	I/O	OV <sub>DD</sub>	—
CE_PA[23:26]	C18, D18, E18, A18	I/O	LV <sub>DD</sub> 1	—
CE_PA[27:28]	AF2, AE6	I/O	OV <sub>DD</sub>	—
CE_PA[29]	B19	I/O	LV <sub>DD</sub> 1	—
CE_PA[30]	AE5	I/O	OV <sub>DD</sub>	—
CE_PA[31]	F16	I/O	LV <sub>DD</sub> 1	—
CE_PB[0:27]	AE2, AE1, AD5, AD3, AD2, AC6, AC5, AC4, AC2, AC1, AB5, AB4, AB3, AB1, AA6, AA4, AA2, Y6, Y4, Y3, Y2, Y1, W6, W5, W2, V5, V3, V2	I/O	OV <sub>DD</sub>	—
CE_PC[0:1]	V1, U6	I/O	OV <sub>DD</sub>	—
CE_PC[2:3]	C16, A15	I/O	LV <sub>DD</sub> 1	—
CE_PC[4:6]	U4, U3, T6	I/O	OV <sub>DD</sub>	—
CE_PC[7]	C19	I/O	LV <sub>DD</sub> 2	—
CE_PC[8:9]	A4, C5	I/O	LV <sub>DD</sub> 0	—
CE_PC[10:30]	T5, T4, T2, T1, R5, R3, R1, C11, D12, F13, B10, C10, E12, A9, B8, D10, A14, E15, B14, D15, AH2	I/O	OV <sub>DD</sub>	—
CE_PD[0:27]	E11, D9, C8, F11, A7, E9, C7, A6, F10, B6, D7, E8, B5, A5, C2, E4, F5, B1, D2, G5, D1, E2, H6, F3, E1, F2, G3, H4	I/O	OV <sub>DD</sub>	—
CE_PE[0:31]	K3, J2, F1, G2, J5, H3, G1, H2, K6, J3, K5, K4, L6, P6, P4, P3, P1, N4, N5, N2, N1, M2, M3, M5, M6, L1, L2, L4, E14, C13, C14, B13	I/O	OV <sub>DD</sub>	—
CE_PF[0:3]	F14, D13, A12, A11	I/O	OV <sub>DD</sub>	—
<b>Clocks</b>				
PCI_CLK_OUT[0]/CE_PF[26]	B22	I/O	LV <sub>DD</sub> 2	—
PCI_CLK_OUT[1:2]/CE_PF[27:28]	D22, A23	I/O	OV <sub>DD</sub>	—
CLKIN	E37	I	OV <sub>DD</sub>	—
PCI_CLOCK/PCI_SYNC_IN	M36	I	OV <sub>DD</sub>	—
PCI_SYNC_OUT/CE_PF[29]	D37	I/O	OV <sub>DD</sub>	3
<b>JTAG</b>				
TCK	K33	I	OV <sub>DD</sub>	—
TDI	K34	I	OV <sub>DD</sub>	4
TDO	H37	O	OV <sub>DD</sub>	3
TMS	J36	I	OV <sub>DD</sub>	4
TRST	L32	I	OV <sub>DD</sub>	4
<b>Test</b>				
TEST	L35	I	OV <sub>DD</sub>	7
TEST_SEL	AU34	I	GV <sub>DD</sub>	7



Table 67. MPC8358E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI_MODE	D36	I	OV <sub>DD</sub>	—
M66EN/CE_PF[4]	B37	I/O	OV <sub>DD</sub>	—
<b>Local Bus Controller Interface</b>				
LAD[0:31]	N32, N33, N35, N36, P37, P32, P34, R36, R35, R34, R33, T37, T35, T34, T33, U37, T32, U36, U34, V36, V35, W37, W35, V33, V32, W34, Y36, W32, AA37, Y33, AA35, AA34	I/O	OV <sub>DD</sub>	—
LDP[0]/CKSTOP_OUT	AB37	I/O	OV <sub>DD</sub>	—
LDP[1]/CKSTOP_IN	AB36	I/O	OV <sub>DD</sub>	—
LDP[2]/LCS[6]	AB35	I/O	OV <sub>DD</sub>	—
LDP[3]/LCS[7]	AA33	I/O	OV <sub>DD</sub>	—
LA[27:31]	AC37, AA32, AC36, AC34, AD36	O	OV <sub>DD</sub>	—
LCS[0:5]	AD33, AG37, AF34, AE33, AD32, AH37	O	OV <sub>DD</sub>	—
LWE[0:3]/LSDDQM[0:3]/LBS[0:3]	AG35, AG34, AH36, AE32	O	OV <sub>DD</sub>	—
LBCTL	AD35	O	OV <sub>DD</sub>	—
LALE	M37	O	OV <sub>DD</sub>	—
LGPL0/LSDA10/cfg_reset_source0	AB32	I/O	OV <sub>DD</sub>	—
LGPL1/LSDWE/cfg_reset_source1	AE37	I/O	OV <sub>DD</sub>	—
LGPL2/LSDRAS/LOE	AC33	O	OV <sub>DD</sub>	—
LGPL3/LSDCAS/cfg_reset_source2	AD34	I/O	OV <sub>DD</sub>	—
LGPL4/LGTA/LUPWAIT/LPBSE	AE35	I/O	OV <sub>DD</sub>	—
LGPL5/cfg_clkin_div	AF36	I/O	OV <sub>DD</sub>	—
LCKE	G36	O	OV <sub>DD</sub>	—
LCLK[0]	J33	O	OV <sub>DD</sub>	—
LCLK[1]/LCS[6]	J34	O	OV <sub>DD</sub>	—
LCLK[2]/LCS[7]	G37	O	OV <sub>DD</sub>	—
LSYNC_OUT	F34	O	OV <sub>DD</sub>	—
LSYNC_IN	G35	I	OV <sub>DD</sub>	—
<b>Programmable Interrupt Controller</b>				
MCP_OUT	E34	O	OV <sub>DD</sub>	2
IRQ0/MCP_IN	C37	I	OV <sub>DD</sub>	—
IRQ[1]/M1SRCID[4]/M2SRCID[4]/LSRCID[4]	F35	I/O	OV <sub>DD</sub>	—
IRQ[2]/M1DVAL/M2DVAL/LDVAL	F36	I/O	OV <sub>DD</sub>	—
IRQ[3]/CORE_SRESET	H34	I/O	OV <sub>DD</sub>	—

Table 72. CSB Frequency Options (continued)

CFG_CLKIN_DIV at Reset <sup>1</sup>	SPMF	csb_clk: Input Clock Ratio <sup>2</sup>	Input Clock Frequency (MHz) <sup>2</sup>			
			16.67	25	33.33	66.67
			csb_clk Frequency (MHz)			
Low	0110	6:1	100	150	200	
Low	0111	7:1	116	175	233	
Low	1000	8:1	133	200	266	
Low	1001	9:1	150	225	300	
Low	1010	10:1	166	250	333	
Low	1011	11:1	183	275		
Low	1100	12:1	200	300		
Low	1101	13:1	216	325		
Low	1110	14:1	233			
Low	1111	15:1	250			
Low	0000	16:1	266			
High	0010	2:1				133
High	0011	3:1				100
High	0100	4:1				133
High	0101	5:1				166
High	0110	6:1				200
High	0111	7:1				233
High	1000	8:1				
High	1001	9:1				
High	1010	10:1				
High	1011	11:1				
High	1100	12:1				
High	1101	13:1				
High	1110	14:1				
High	1111	15:1				
High	0000	16:1				

<sup>1</sup> CFG\_CLKIN\_DIV is only used for host mode; CLKIN must be tied low and CFG\_CLKIN\_DIV must be pulled down (low) in agent mode.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

**Table 77. Package Thermal Characteristics for the TBGA Package (continued)**

Characteristic	Symbol	Value	Unit	Notes
Junction-to-package natural convection on top	$\Psi_{JT}$	1	°C/W	6

**Notes**

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 and SEMI G38-87 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal. 1 m/sec is approximately equal to 200 linear feet per minute (LFM).
4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 22.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See [Table 6](#) for typical power dissipations values.

### 22.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_A$  = ambient temperature for the package (°C)

$R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

$P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

### 22.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. Additionally, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device. At a known board temperature, the junction temperature is estimated using the following equation:

## 22.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_C$  = case temperature of the package (°C)

$R_{\theta JC}$  = junction to case thermal resistance (°C/W)

$P_D$  = power dissipation (W)

## 23 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8360E/58E. Additional information can be found in *MPC8360E/MPC8358E PowerQUICC Design Checklist* (AN3097).

### 23.1 System Clocking

The device includes two PLLs, as follows.

- The platform PLL (AV<sub>DD1</sub>) generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in [Section 21.1, “System PLL Configuration.”](#)
- The e300 core PLL (AV<sub>DD2</sub>) generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in [Section 21.2, “Core PLL Configuration.”](#)

### 23.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD1</sub>, AV<sub>DD2</sub>, respectively). The AV<sub>DD</sub> level should always be equivalent to V<sub>DD</sub>, and preferably these voltages are derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in [Figure 56](#), one to each of the five AV<sub>DD</sub> pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV<sub>DD</sub> pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV<sub>DD</sub> pin, which is on the periphery of package, without the inductance of vias.

**Table 82. Revision History (continued)**

Rev. Number	Date	Substantive Change(s)
3	03/2010	<ul style="list-style-type: none"> <li>• Changed references to RCWH[PCICKEN] to RCWH[PCICKDRV].</li> <li>• In <a href="#">Table 2</a>, added extended temperature characteristics.</li> <li>• Added <a href="#">Figure 6</a>, “DDR Input Timing Diagram.”</li> <li>• In <a href="#">Figure 53</a>, “Mechanical Dimensions and Bottom Surface Nomenclature of the TBGA Package,” removed watermark.</li> <li>• Updated the title of <a href="#">Table 19</a>, “DDR SDRAM Input AC Timing Specifications.”</li> <li>• In <a href="#">Table 20</a>, “DDR and DDR2 SDRAM Input AC Timing Specifications Mode,” changed table subtitle.</li> <li>• In <a href="#">Table 27–Table 30</a>, and <a href="#">Table 33–Table 34</a>, changed the rise and fall time specifications to reference 20–80% and 80–20% of the voltage supply, respectively.</li> <li>• In <a href="#">Table 38</a>, “IEEE 1588 Timer AC Specifications,” changed first parameter to “Timer clock frequency.”</li> <li>• In <a href="#">Table 45</a>, “I2C AC Electrical Specifications,” changed units to “ns” for <math>t_{I2DVKH}</math>.</li> <li>• In <a href="#">Table 66</a>, “MPC8360E TBGA Pinout Listing,” and <a href="#">Table 67</a> “MPC8358E TBGA Pinout Listing,” added note 7: “This pin must always be tied to GND” to the TEST pin and added a note to SPARE1 stating: “This pin must always be left not connected.”</li> <li>• In <a href="#">Section 4</a>, “Clock Input Timing,” added note regarding rise/fall time on QUICC Engine block input pins.</li> <li>• Added <a href="#">Section 4.3</a>, “Gigabit Reference Clock Input Timing.”</li> <li>• Updated <a href="#">Section 8.1.1</a>, “10/100/1000 Ethernet DC Electrical Characteristics.”</li> <li>• In <a href="#">Section 20.3</a>, “Pinout Listings,” added sentence stating “Refer to AN3097, ‘MPC8360/MPC8358E PowerQUICC Design Checklist,’ for proper pin termination and usage.”</li> <li>• In <a href="#">Section 21</a>, “Clocking,” removed statement: “The OCCR[PCICDn] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.”</li> <li>• In <a href="#">Section 21.1</a>, “System PLL Configuration,” updated the system VCO frequency conditions.</li> <li>• In <a href="#">Table 80</a>, added extended temperature characteristics.</li> </ul>
2	12/2007	Initial release.