



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; QUICC Engine, Security; SEC
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	740-LBGA
Supplier Device Package	740-TBGA (37.5x37.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8360evvaddh">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8360evvaddh</a>

- DRAM chip configurations from 64 Mbits to 1 Gigabit with  $\times 8/\times 16$  data ports
- Full ECC support (when the MPC8360E is configured as  $2 \times 32$ -bit DDR memory controllers, both support ECC)
- Page mode support (up to 16 simultaneous open pages for DDR1, up to 32 simultaneous open pages for DDR2)
- Contiguous or discontiguous memory mapping
- Read-modify-write support
- Sleep mode support for self refresh SDRAM
- Supports auto refreshing
- Supports source clock mode
- On-the-fly power management using CKE
- Registered DIMM support
- 2.5-V SSTL2 compatible I/O for DDR1, 1.8-V SSTL2 compatible I/O for DDR2
- External driver impedance calibration
- On-die termination (ODT)
- PCI interface
  - PCI Specification Revision 2.3 compatible
  - Data bus widths:
    - Single 32-bit data PCI interface that operates at up to 66 MHz
  - PCI 3.3-V compatible (not 5-V compatible)
  - PCI host bridge capabilities on both interfaces
  - PCI agent mode supported on PCI interface
  - Support for PCI-to-memory and memory-to-PCI streaming
  - Memory prefetching of PCI read accesses and support for delayed read transactions
  - Support for posting of processor-to-PCI and PCI-to-memory writes
  - On-chip arbitration, supporting five masters on PCI
  - Support for accesses to all PCI address spaces
  - Parity support
  - Selectable hardware-enforced coherency
  - Address translation units for address mapping between host and peripheral
  - Dual address cycle supported when the device is the target
  - Internal configuration registers accessible from PCI
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 133 MHz
  - Eight chip selects support eight external slaves
  - Up to eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller
  - Three protocol engines available on a per chip select basis:
    - General-purpose chip select machine (GPCM)
    - Three user programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
  - Functional and programming compatibility with the MPC8260 interrupt controller
  - Support for 8 external and 35 internal discrete interrupt sources
  - Support for one external (optional) and seven internal machine checkstop interrupt sources

- Programmable highest priority request
- Four groups of interrupts with programmable priority
- External and internal interrupts directed to communication processor
- Redirects interrupts to external  $\overline{\text{INTA}}$  pin when in core disable mode
- Unique vector number for each interrupt source
- Dual industry-standard I<sup>2</sup>C interfaces
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
  - System initialization data is optionally loaded from I<sup>2</sup>C-1 EPROM by boot sequencer embedded hardware
- DMA controller
  - Four independent virtual channels
  - Concurrent execution across multiple channels with programmable bandwidth control
  - All channels accessible by local core and remote PCI masters
  - Misaligned transfer capability
  - Data chaining and direct mode
  - Interrupt on completed segment and chain
  - DMA external handshake signals:  $\overline{\text{DMA\_DREQ}}[0:3]/\overline{\text{DMA\_DACK}}[0:3]/\overline{\text{DMA\_DONE}}[0:3]$ . There is one set for each DMA channel. The pins are multiplexed to the parallel IO pins with other QE functions.
- DUART
  - Two 4-wire interfaces (Rx/D, Tx/D, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- System timers
  - Periodic interrupt timer
  - Real-time clock
  - Software watchdog timer
  - Eight general-purpose timers
- IEEE Std. 1149.1<sup>TM</sup>-compliant, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8360E/58E. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

**Table 1. Absolute Maximum Ratings<sup>1</sup> (continued)**

Characteristic	Symbol	Max Value	Unit	Notes
Storage temperature range	T <sub>STG</sub>	–55 to 150	°C	—

**Notes:**

- Functional and tested operating conditions are given in [Table 2](#). Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution:** MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- Caution:** OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- (M,L,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in [Figure 3](#).
- OV<sub>IN</sub> on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in [Figure 4](#).

## 2.1.2 Power Supply Voltage Specification

This table provides the recommended operating conditions for the device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

**Table 2. Recommended Operating Conditions**

Characteristic	Symbol	Recommended Value	Unit	Notes
Core and PLL supply voltage for  MPC8358 Device Part Number with Processor Frequency label of AD=266MHz and AG=400MHz & QUICC Engine Frequency label of E=300MHz & G=400MHz  MPC8360 Device Part Number with Processor Frequency label of AG=400MHz and AJ=533MHz & QUICC Engine Frequency label of G=400MHz	V <sub>DD</sub> & AV <sub>DD</sub>	1.2 V ± 60 mV	V	1, 3
Core and PLL supply voltage for  MPC8360 Device Part Number with Processor Frequency label of AL=667MHz and QUICC Engine Frequency label of H=500MHz	V <sub>DD</sub> & AV <sub>DD</sub>	1.3 V ± 50 mV	V	1, 3
DDR and DDR2 DRAM I/O supply voltage  DDR DDR2	GV <sub>DD</sub>	2.5 V ± 125 mV 1.8 V ± 90 mV	V	—
Three-speed Ethernet I/O supply voltage	LV <sub>DD0</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	—
Three-speed Ethernet I/O supply voltage	LV <sub>DD1</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	—
Three-speed Ethernet I/O supply voltage	LV <sub>DD2</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	—

## 2.2.1 Power-Up Sequencing

MPC8360E/58E does not require the core supply voltage ( $V_{DD}$  and  $AV_{DD}$ ) and I/O supply voltages ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) to be applied in any particular order. During the power ramp up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins are actively be driven and cause contention and excessive current from 3A to 5A. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) and assert **PORESET** before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see this figure.




Figure 5. Power Sequencing Example

I/O voltage supplies ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) do not have any ordering requirements with respect to one another.

## 2.2.2 Power-Down Sequencing

The MPC8360E/58E does not require the core supply voltage and I/O supply voltages to be powered down in any particular order.

# 3 Power Characteristics

The estimated typical power dissipation values are shown in these tables.

Table 4. MPC8360E TBGA Core Power Dissipation<sup>1</sup>

Core Frequency (MHz)	CSB Frequency (MHz)	QUICC Engine Frequency (MHz)	Typical	Maximum	Unit	Notes
266	266	500	5.0	5.6	W	2, 3, 5
400	266	400	4.5	5.0	W	2, 3, 4
533	266	400	4.8	5.3	W	2, 3, 4
667	333	400	5.8	6.3	W	3, 6, 7, 8
500	333	500	5.9	6.4	W	3, 6, 7, 8

This table shows the estimated typical I/O power dissipation for the device.

**Table 6. Estimated Typical I/O Power Dissipation**

Interface	Parameter	GV <sub>DD</sub> (1.8 V)	GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Unit	Comments
DDR I/O 65% utilization R <sub>s</sub> = 20 Ω R <sub>t</sub> = 50 Ω 2 pairs of clocks	200 MHz, 1 × 32 bits	0.3	0.46	—	—	—	W	—
	200 MHz, 1 × 64 bits	0.4	0.58	—	—	—	W	—
	200 MHz, 2 × 32 bits	0.6	0.92	—	—	—	W	—
	266 MHz, 1 × 32 bits	0.35	0.56	—	—	—	W	—
	266 MHz, 1 × 64 bits	0.46	0.7	—	—	—	W	—
	266 MHz, 2 × 32 bits	0.7	1.11	—	—	—	W	—
	333 MHz, 1 × 32 bits	0.4	0.65	—	—	—	W	—
	333 MHz, 1 × 64 bits	0.53	0.82	—	—	—	W	—
	333 MHz, 2 × 32 bits	0.81	1.3	—	—	—	W	—
Local Bus I/O Load = 25 pF 3 pairs of clocks	133 MHz, 32 bits	—	—	0.22	—	—	W	—
	83 MHz, 32 bits	—	—	0.14	—	—	W	—
	66 MHz, 32 bits	—	—	0.12	—	—	W	—
	50 MHz, 32 bits	—	—	0.09	—	—	W	—
PCI I/O Load = 30 pF	33 MHz, 32 bits	—	—	0.05	—	—	W	—
	66 MHz, 32 bits	—	—	0.07	—	—	W	—
10/100/1000 Ethernet I/O Load = 20 pF	MII or RMII	—	—	—	0.01	—	W	Multiply by number of interfaces used.
	GMII or TBI	—	—	—	0.04	—	W	
	RGMII or RTBI	—	—	—	—	0.04	W	
Other I/O	—	—	—	0.1	—	—	W	—

## 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8360E/58E.

### NOTE

The rise/fall time on QUICC Engine block input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of V<sub>DD</sub>; fall time refers to transitions from 90% to 10% of V<sub>DD</sub>.

## 4.1 DC Electrical Characteristics

This table provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the device.

**Table 7. CLKIN DC Electrical Characteristics**

Parameter	Condition	Symbol	Min	Max	Unit
Input high voltage	—	$V_{IH}$	2.7	$OV_{DD} + 0.3$	V
Input low voltage	—	$V_{IL}$	−0.3	0.4	V
CLKIN input current	$0\text{ V} \leq V_{IN} \leq OV_{DD}$	$I_{IN}$	—	±10	μA
PCI_SYNC_IN input current	$0\text{ V} \leq V_{IN} \leq 0.5\text{ V}$ or $OV_{DD} - 0.5\text{ V} \leq V_{IN} \leq OV_{DD}$	$I_{IN}$	—	±10	μA
PCI_SYNC_IN input current	$0.5\text{ V} \leq V_{IN} \leq OV_{DD} - 0.5\text{ V}$	$I_{IN}$	—	±100	μA

## 4.2 AC Electrical Characteristics

The primary clock source for the device can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. This table provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the device.

**Table 8. CLKIN AC Timing Specifications**

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	$f_{CLKIN}$	—	—	66.67	MHz	1
CLKIN/PCI_CLK cycle time	$t_{CLKIN}$	15	—	—	ns	—
CLKIN/PCI_CLK rise and fall time	$t_{KH}, t_{KL}$	0.6	1.0	2.3	ns	2
CLKIN/PCI_CLK duty cycle	$t_{KHK}/t_{CLKIN}$	40	—	60	%	3
CLKIN/PCI_CLK jitter	—	—	—	±150	ps	4, 5

**Notes:**

- Caution:** The system, core, USB, security, and 10/100/1000 Ethernet must not exceed their respective maximum or minimum operating frequencies.
- Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 V and 2.7 V.
- Timing is guaranteed by design and characterization.
- This represents the total input jitter—short term and long term—and is guaranteed by design.
- The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be <500 kHz at −20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

## 4.3 Gigabit Reference Clock Input Timing

This table provides the Gigabit reference clocks (GTX\_CLK125) AC timing specifications.

**Table 9. GTX\_CLK125 AC Timing Specifications**

At recommended operating conditions with  $LV_{DD} = 2.5 \pm 0.125\text{ mV}$  /  $3.3\text{ V} \pm 165\text{ mV}$

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
GTX_CLK125 frequency	$t_{G125}$	—	125	—	MHz	—
GTX_CLK125 cycle time	$t_{G125}$	—	8	—	ns	—

This table provides the input AC timing specifications for the DDR SDRAM interface when  $GV_{DD}(typ) = 2.5\text{ V}$ .

**Table 19. DDR SDRAM Input AC Timing Specifications**

At recommended operating conditions with  $GV_{DD}$  of  $2.5\text{ V} \pm 5\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	$V_{IL}$	—	$MV_{REF} - 0.31$	V	—
AC input high voltage	$V_{IH}$	$MV_{REF} + 0.31$	—	V	—

**Table 20. DDR and DDR2 SDRAM Input AC Timing Specifications Mode**


At recommended operating conditions with  $GV_{DD}$  of  $(1.8\text{ or }2.5\text{ V}) \pm 5\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
MDQS—MDQ/MECC input skew per byte 333 MHz 266 MHz 200 MHz	$t_{DISKEW}$	−750 −1125 −1250	750 1125 1250	ps	1, 2

**Notes:**

1. AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.
2. Maximum possible skew between a data strobe ( $MDQS[n]$ ) and any corresponding bit of data ( $MDQ[8n + \{0...7\}]$  if  $0 \leq n \leq 7$ ) or ECC ( $MECC[\{0...7\}]$  if  $n = 8$ ).

This figure shows the input timing diagram for the DDR controller.



**Figure 6. DDR Input Timing Diagram**



### 8.3.3 IEEE 1588 Timer AC Specifications

This table provides the IEEE 1588 timer AC specifications.

**Table 38. IEEE 1588 Timer AC Specifications**

Parameter	Symbol	Min	Max	Unit	Notes
Timer clock frequency	$t_{TMRCK}$	0	70	MHz	1
Input setup to timer clock	$t_{TMRCKS}$	—	—	—	2, 3
Input hold from timer clock	$t_{TMRCKH}$	—	—	—	2, 3
Output clock to output valid	$t_{GCLKNV}$	0	6	ns	—
Timer alarm to output valid	$t_{TMRAL}$	—	—	—	2

**Notes:**

1. The timer can operate on `rtc_clock` or `tmr_clock`. These clocks get muxed and any one of them can be selected. The minimum and maximum requirement for both `rtc_clock` and `tmr_clock` are the same.
2. These are asynchronous signals.
3. Inputs need to be stable at least one TMR clock.

## 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8360E/58E.

### 9.1 Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the local bus interface.

**Table 39. Local Bus DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	−0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.4$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V
Input current	$I_{IN}$	—	$\pm 10$	$\mu A$

### 9.2 Local Bus AC Electrical Specifications

This table describes the general timing parameters of the local bus interface of the device.

**Table 40. Local Bus General Timing Parameters—DLL Enabled**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	$t_{LBK}$	7.5	—	ns	2
Input setup to local bus clock (except LUPWAIT)	$t_{LBIVKH1}$	1.7	—	ns	3, 4
LUPWAIT input setup to local bus clock	$t_{LBIVKH2}$	1.9	—	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	$t_{LBIXKH1}$	1.0	—	ns	3, 4




Figure 25. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2 (DLL Enabled)





Figure 26. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2 (DLL Bypass Mode)

This figure provides the test access port timing diagram.



**Figure 33. Test Access Port Timing Diagram**

## 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8360E/58E.

### 11.1 I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the I<sup>2</sup>C interface of the device.

**Table 44. I<sup>2</sup>C DC Electrical Characteristics**


At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	$V_{IH}$	$0.7 \times OV_{DD}$	$OV_{DD} + 0.3$	V	—
Input low voltage level	$V_{IL}$	-0.3	$0.3 \times OV_{DD}$	V	—
Low level output voltage	$V_{OL}$	0	0.4	V	1
Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF	$t_{I2KLKV}$	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	$t_{I2KHKL}$	0	50	ns	3
Capacitance for each I/O pin	$C_I$	—	10	pF	—
Input current ( $0\text{ V} \leq V_{IN} \leq OV_{DD}$ )	$I_{IN}$	—	$\pm 10$	$\mu\text{A}$	4

**Notes:**


- Output voltage (open drain or open collector) condition = 3 mA sink current.
- $C_B$  = capacitance of one bus line in pF.
- Refer to the *MPC8360E Integrated Communications Processor Reference Manual* for information on the digital filter used.
- I/O pins obstruct the SDA and SCL lines if  $OV_{DD}$  is switched off.

This figure provides the AC test load for the I<sup>2</sup>C.



**Figure 34. I<sup>2</sup>C AC Test Load**

This figure shows the AC timing diagram for the I<sup>2</sup>C bus.



**Figure 35. I<sup>2</sup>C Bus AC Timing Diagram**

# 12 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8360E/58E.

## 12.1 PCI DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI interface of the device.

**Table 46. PCI DC Electrical Characteristics**

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	$V_{IH}$	$V_{OUT} \geq V_{OH} \text{ (min) or}$	$0.5 \times OV_{DD}$	$OV_{DD} + 0.5$	V
Low-level input voltage	$V_{IL}$	$V_{OUT} \leq V_{OL} \text{ (max)}$	-0.5	$0.3 \times OV_{DD}$	V
High-level output voltage	$V_{OH}$	$I_{OH} = -500 \mu A$	$0.9 \times OV_{DD}$	—	V
Low-level output voltage	$V_{OL}$	$I_{OL} = 1500 \mu A$	—	$0.1 \times OV_{DD}$	V
Input current	$I_{IN}$	$0 V \leq V_{IN}^1 \leq OV_{DD}$	—	$\pm 10$	$\mu A$

## 12.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the device. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. This table provides the PCI AC timing specifications at 66 MHz.

**Table 47. PCI AC Timing Specifications at 66 MHz**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Clock to output valid	$t_{PCKHOV}$	—	6.0	ns	2, 5
Output hold from clock	$t_{PCKHOX}$	1	—	ns	2

## 20 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8360E/58E is available in a tape ball grid array (TBGA), see [Section 20.1, “Package Parameters for the TBGA Package,”](#) and [Section 20.2, “Mechanical Dimensions of the TBGA Package,”](#) for information on the package.

### 20.1 Package Parameters for the TBGA Package

The package parameters for rev. 2.0 silicon are as provided in the following list. The package type is 37.5 mm × 37.5 mm, 740 tape ball grid array (TBGA).

Package outline	37.5 mm × 37.5 mm
Interconnects	740
Pitch	1.00 mm
Module height (typical)	1.46 mm
Solder Balls	62 Sn/36 Pb/2 Ag (ZU package) 95.5 Sn/0.5 Cu/4Ag (VV package)
Ball diameter (typical)	0.64 mm

## 20.3 Pinout Listings

Refer to AN3097, “MPC8360/MPC8358E PowerQUICC Design Checklist,” for proper pin termination and usage.

This table shows the pin list of the MPC8360E TBGA package.

**Table 66. MPC8360E TBGA Pinout Listing**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>Primary DDR SDRAM Memory Controller Interface</b>				
MEMC1_MDQ[0:31]	AJ34, AK33, AL33, AL35, AJ33, AK34, AK32, AM36, AN37, AN35, AR34, AT34, AP37, AP36, AR36, AT35, AP34, AR32, AP32, AM31, AN33, AM34, AM33, AM30, AP31, AM27, AR30, AT32, AN29, AP29, AN27, AR29	I/O	GV <sub>DD</sub>	—
MEMC1_MDQ[32:63]/ MEMC2_MDQ[0:31]	AN8, AN7, AM8, AM6, AP9, AN9, AT7, AP7, AU6, AP6, AR4, AR3, AT6, AT5, AR5, AT3, AP4, AM5, AP3, AN3, AN5, AL5, AN4, AM2, AL2, AH5, AK3, AJ2, AJ3, AH4, AK4, AH3	I/O	GV <sub>DD</sub>	—
MEMC1_MECC[0:4]/ MSRCID[0:4]	AP24, AN22, AM19, AN19, AM24	I/O	GV <sub>DD</sub>	—
MEMC1_MECC[5]/ MDVAL	AM23	I/O	GV <sub>DD</sub>	—
MEMC1_MECC[6:7]	AM22, AN18	I/O	GV <sub>DD</sub>	—
MEMC1_MDM[0:3]	AL36, AN34, AP33, AN28	O	GV <sub>DD</sub>	—
MEMC1_MDM[4:7]/ MEMC2_MDM[0:3]	AT9, AU4, AM3, AJ6	O	GV <sub>DD</sub>	—
MEMC1_MDM[8]	AP27	O	GV <sub>DD</sub>	—
MEMC1_MDQS[0:3]	AK35, AP35, AN31, AM26	I/O	GV <sub>DD</sub>	—
MEMC1_MDQS[4:7]/ MEMC2_MDQS[0:3]	AT8, AU3, AL4, AJ5	I/O	GV <sub>DD</sub>	—
MEMC1_MDQS[8]	AP26	I/O	GV <sub>DD</sub>	—
MEMC1_MBA[0:1]	AU29, AU30	O	GV <sub>DD</sub>	—
MEMC1_MBA[2]	AT30	O	GV <sub>DD</sub>	—
MEMC1_MA[0:14]	AU21, AP22, AP21, AT21, AU25, AU26, AT23, AR26, AU24, AR23, AR28, AU23, AR22, AU20, AR18	O	GV <sub>DD</sub>	—
MEMC1_MODT[0:1]	AG33, AJ36	O	GV <sub>DD</sub>	6
MEMC1_MODT[2:3]/ MEMC2_MODT[0:1]	AT1, AK2	O	GV <sub>DD</sub>	6
MEMC1_MWE	AT26	O	GV <sub>DD</sub>	—
MEMC1_MRAS	AT29	O	GV <sub>DD</sub>	—
MEMC1_MCAS	AT24	O	GV <sub>DD</sub>	—
MEMC1_MCS[0:1]	AU27, AT27	O	GV <sub>DD</sub>	—
MEMC1_MCS[2:3]/ MEMC2_MCS[0:1]	AU8, AU7	O	GV <sub>DD</sub>	—

Table 66. MPC8360E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
CE_PA[22]	AF3	I/O	OV <sub>DD</sub>	—
CE_PA[23:26]	C18, D18, E18, A18	I/O	LV <sub>DD</sub> 1	—
CE_PA[27:28]	AF2, AE6	I/O	OV <sub>DD</sub>	—
CE_PA[29]	B19	I/O	LV <sub>DD</sub> 1	—
CE_PA[30]	AE5	I/O	OV <sub>DD</sub>	—
CE_PA[31]	F16	I/O	LV <sub>DD</sub> 1	—
CE_PB[0:27]	AE2, AE1, AD5, AD3, AD2, AC6, AC5, AC4, AC2, AC1, AB5, AB4, AB3, AB1, AA6, AA4, AA2, Y6, Y4, Y3, Y2, Y1, W6, W5, W2, V5, V3, V2	I/O	OV <sub>DD</sub>	—
CE_PC[0:1]	V1, U6	I/O	OV <sub>DD</sub>	—
CE_PC[2:3]	C16, A15	I/O	LV <sub>DD</sub> 1	—
CE_PC[4:6]	U4, U3, T6	I/O	OV <sub>DD</sub>	—
CE_PC[7]	C19	I/O	LV <sub>DD</sub> 2	—
CE_PC[8:9]	A4, C5	I/O	LV <sub>DD</sub> 0	—
CE_PC[10:30]	T5, T4, T2, T1, R5, R3, R1, C11, D12, F13, B10, C10, E12, A9, B8, D10, A14, E15, B14, D15, AH2	I/O	OV <sub>DD</sub>	—
CE_PD[0:27]	E11, D9, C8, F11, A7, E9, C7, A6, F10, B6, D7, E8, B5, A5, C2, E4, F5, B1, D2, G5, D1, E2, H6, F3, E1, F2, G3, H4	I/O	OV <sub>DD</sub>	—
CE_PE[0:31]	K3, J2, F1, G2, J5, H3, G1, H2, K6, J3, K5, K4, L6, P6, P4, P3, P1, N4, N5, N2, N1, M2, M3, M5, M6, L1, L2, L4, E14, C13, C14, B13	I/O	OV <sub>DD</sub>	—
CE_PF[0:3]	F14, D13, A12, A11	I/O	OV <sub>DD</sub>	—
<b>Clocks</b>				
PCI_CLK_OUT[0]/CE_PF[26]	B22	I/O	LV <sub>DD</sub> 2	—
PCI_CLK_OUT[1:2]/CE_PF[27:28]	D22, A23	I/O	OV <sub>DD</sub>	—
CLKIN	E37	I	OV <sub>DD</sub>	—
PCI_CLOCK/PCI_SYNC_IN	M36	I	OV <sub>DD</sub>	—
PCI_SYNC_OUT/CE_PF[29]	D37	I/O	OV <sub>DD</sub>	3
<b>JTAG</b>				
TCK	K33	I	OV <sub>DD</sub>	—
TDI	K34	I	OV <sub>DD</sub>	4
TDO	H37	O	OV <sub>DD</sub>	3
TMS	J36	I	OV <sub>DD</sub>	4
TRST	L32	I	OV <sub>DD</sub>	4
<b>Test</b>				
TEST	L35	I	OV <sub>DD</sub>	7
TEST_SEL	AU34	I	GV <sub>DD</sub>	7

Table 66. MPC8360E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LV <sub>DD0</sub>	D5, D6	Power for UCC1 Ethernet interface (2.5 V, 3.3 V)	LV <sub>DD0</sub>	—
LV <sub>DD1</sub>	C17, D16	Power for UCC2 Ethernet interface option 1 (2.5 V, 3.3 V)	LV <sub>DD1</sub>	9
LV <sub>DD2</sub>	B18, E21	Power for UCC2 Ethernet interface option 2 (2.5 V, 3.3 V)	LV <sub>DD2</sub>	9
V <sub>DD</sub>	C36, D29, D35, E16, F9, F12, F15, F17, F18, F20, F21, F23, F25, F26, F29, F31, F32, F33, G6, J6, K32, M32, N6, P33, R6, R32, U32, V6, Y5, Y32, AB6, AB33, AD6, AF32, AK6, AL6, AM7, AM9, AM10, AM11, AM12, AM13, AM14, AM15, AM18, AM21, AM25, AM28, AM32, AN15, AN21, AN26, AU9, AU17	Power for core (1.2 V)	V <sub>DD</sub>	—
OV <sub>DD</sub>	A10, B9, B15, B32, C1, C12, C22, C29, D24, E3, E10, E27, G4, H35, J1, J35, K2, M4, N3, N34, R2, R37, T36, U2, U33, V4, V34, W3, Y35, Y37, AA1, AA36, AB2, AB34	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV <sub>DD</sub>	—
MVREF1	AN20	I	DDR reference voltage	—
MVREF2	AU32	I	DDR reference voltage	—
SPARE1	B11	I/O	OV <sub>DD</sub>	8
SPARE3	AH32	—	GV <sub>DD</sub>	8
SPARE4	AU18	—	GV <sub>DD</sub>	7
SPARE5	AP1	—	GV <sub>DD</sub>	8



Table 67. MPC8358E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MWE	AT26	O	GV <sub>DD</sub>	—
MEMC_MRAS	AT29	O	GV <sub>DD</sub>	—
MEMC_MCAS	AT24	O	GV <sub>DD</sub>	—
MEMC_MCS[0:3]	AU27, AT27, AU8, AU7	O	GV <sub>DD</sub>	—
MEMC_MCKE[0:1]	AL32, AU33	O	GV <sub>DD</sub>	3
MEMC_MCK[0:5]	AK37, AT37, AN1, AR2, AN25, AK1	O	GV <sub>DD</sub>	—
MEMC_MCK[0:5]	AL37, AT36, AP2, AT2, AN24, AL1	O	GV <sub>DD</sub>	—
MDIC[0:1]	AH6, AP30	I/O	GV <sub>DD</sub>	11
PCI				
PCI_INTA/IRQ_OUT/CE_PF[5]	A20	I/O	LV <sub>DD2</sub>	2
PCI_RESET_OUT/CE_PF[6]	E19	I/O	LV <sub>DD2</sub>	—
PCI_AD[31:30]/CE_PG[31:30]	D20, D21	I/O	LV <sub>DD2</sub>	—
PCI_AD[29:25]/CE_PG[29:25]	A24, B23, C23, E23, A26	I/O	OV <sub>DD</sub>	—
PCI_AD[24]/CE_PG[24]	B21	I/O	LV <sub>DD2</sub>	—
PCI_AD[23:0]/CE_PG[23:0]	C24, C25, D25, B25, E24, F24, A27, A28, F27, A30, C30, D30, E29, B31, C31, D31, D32, A32, C33, B33, F30, E31, A34, D33	I/O	OV <sub>DD</sub>	—
PCI_C/BE[3:0]/CE_PF[10:7]	E22, B26, E28, F28	I/O	OV <sub>DD</sub>	—
PCI_PAR/CE_PF[11]	D28	I/O	OV <sub>DD</sub>	—
PCI_FRAME/CE_PF[12]	D26	I/O	OV <sub>DD</sub>	5
PCI_TRDY/CE_PF[13]	C27	I/O	OV <sub>DD</sub>	5
PCI_IRDY/CE_PF[14]	C28	I/O	OV <sub>DD</sub>	5
PCI_STOP/CE_PF[15]	B28	I/O	OV <sub>DD</sub>	5
PCI_DEVSEL/CE_PF[16]	E26	I/O	OV <sub>DD</sub>	5
PCI_IDSEL/CE_PF[17]	F22	I/O	OV <sub>DD</sub>	—
PCI_SERR/CE_PF[18]	B29	I/O	OV <sub>DD</sub>	5
PCI_PERR/CE_PF[19]	A29	I/O	OV <sub>DD</sub>	5
PCI_REQ[0]/CE_PF[20]	F19	I/O	LV <sub>DD2</sub>	—
PCI_REQ[1]/CPCI_HS_ES/ CE_PF[21]	A21	I/O	LV <sub>DD2</sub>	—
PCI_REQ[2]/CE_PF[22]	C21	I/O	LV <sub>DD2</sub>	—
PCI_GNT[0]/CE_PF[23]	E20	I/O	LV <sub>DD2</sub>	—
PCI_GNT[1]/CPCI1_HS_LED/ CE_PF[24]	B20	I/O	LV <sub>DD2</sub>	—
PCI_GNT[2]/CPCI1_HS_ENUM/ CE_PF[25]	C20	I/O	LV <sub>DD2</sub>	—

Table 67. MPC8358E TBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
No Connect				
NC	AM16, AM17, AM20, AN13, AN16, AN17, AP10, AP11, AP13, AP15, AP18, AR11, AR13, AR14, AR15, AR16, AR17, AR20, AT11, AT12, AT13, AT14, AT16, AT17, AT18, AU10, AU11, AU12, AU13, AU15, AU19	—	—	—

**Notes:**

1. This pin is an open drain signal. A weak pull-up resistor (1 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>.
2. This pin is an open drain signal. A weak pull-up resistor (2–10 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>.
3. This output is actively driven during reset rather than being three-stated during reset.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI specifications recommendation.
6. These are On Die Termination pins, used to control DDR2 memories internal termination resistance.
7. This pin must always be tied to GND.
8. This pin must always be left not connected.
9. Refer to *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* section on “RGMII Pins,” for information about the two UCC2 Ethernet interface options.
10. This pin must always be tied to GV<sub>DD</sub>.
11. It is recommended that MDIC0 be tied to GND using an 18.2  $\Omega$  resistor and MDIC1 be tied to DDR power using an 18.2  $\Omega$  resistor for DDR2.

**Table 77. Package Thermal Characteristics for the TBGA Package (continued)**

Characteristic	Symbol	Value	Unit	Notes
Junction-to-package natural convection on top	$\Psi_{JT}$	1	°C/W	6

**Notes**

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 and SEMI G38-87 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal. 1 m/sec is approximately equal to 200 linear feet per minute (LFM).
4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 22.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See [Table 6](#) for typical power dissipations values.

### 22.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_A$  = ambient temperature for the package (°C)

$R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

$P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

### 22.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. Additionally, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device. At a known board temperature, the junction temperature is estimated using the following equation:

**Table 81. SVR Settings (continued)**

Device	Package	SVR (Rev. 2.0)	SVR (Rev. 2.1)
MPC8358E	TBGA	0x804A_0020	0x804A_0021
MPC8358	TBGA	0x804B_0020	0x804B_0021

## 25 Document Revision History

This table provides a revision history for this document.

**Table 82. Revision History**

Rev. Number	Date	Substantive Change(s)
5	09/2011	<ul style="list-style-type: none"> <li>• <a href="#">Section 2.2.1, "Power-Up Sequencing"</a>, added the current limitation "3A to 5A" for the excessive current.</li> <li>• <a href="#">Section 2.1.2, "Power Supply Voltage Specification"</a>, Updated the Characteristic for TBGA (MPC8358 &amp; MPC8360 Device) with specific frequency for Core and PLL voltages.</li> <li>• Added table footnote 3 to <a href="#">Table 2</a>.</li> <li>• Applied table footnotes 1 and 2 to <a href="#">Table 10</a>.</li> <li>• Removed table footnotes from <a href="#">Table 19</a>.</li> <li>• Applied table footnote 8 to the last row of <a href="#">Table 40</a>.</li> <li>• Applied table footnotes 8 and 9 to <a href="#">Table 41</a>.</li> <li>• Applied table footnotes 2 and 3 to <a href="#">Table 45</a>.</li> <li>• Removed table footnotes from <a href="#">Table 46</a>.</li> <li>• Applied table footnote to last three rows of <a href="#">Table 65</a>.</li> </ul>
4	01/2011	<ul style="list-style-type: none"> <li>• Updated references to the LCRR register throughout</li> <li>• Removed references to DDR DLL mode in <a href="#">Section 6.2.2, "DDR and DDR2 SDRAM Output AC Timing Specifications"</a>.</li> <li>• Changed "Junction-to-Case" to "Junction-to-Ambient" in <a href="#">Section 22.2.4, "Heat Sinks and Junction-to-Ambient Thermal Resistance"</a>, and <a href="#">Table 78, "Heat Sinks and Junction-to-Ambient Thermal Resistance of TBGA Package"</a>, titles.</li> </ul>

**Table 82. Revision History (continued)**

Rev. Number	Date	Substantive Change(s)
3	03/2010	<ul style="list-style-type: none"> <li>• Changed references to RCWH[PCICKEN] to RCWH[PCICKDRV].</li> <li>• In <a href="#">Table 2</a>, added extended temperature characteristics.</li> <li>• Added <a href="#">Figure 6</a>, “DDR Input Timing Diagram.”</li> <li>• In <a href="#">Figure 53</a>, “Mechanical Dimensions and Bottom Surface Nomenclature of the TBGA Package,” removed watermark.</li> <li>• Updated the title of <a href="#">Table 19</a>, “DDR SDRAM Input AC Timing Specifications.”</li> <li>• In <a href="#">Table 20</a>, “DDR and DDR2 SDRAM Input AC Timing Specifications Mode,” changed table subtitle.</li> <li>• In <a href="#">Table 27–Table 30</a>, and <a href="#">Table 33–Table 34</a>, changed the rise and fall time specifications to reference 20–80% and 80–20% of the voltage supply, respectively.</li> <li>• In <a href="#">Table 38</a>, “IEEE 1588 Timer AC Specifications,” changed first parameter to “Timer clock frequency.”</li> <li>• In <a href="#">Table 45</a>, “I2C AC Electrical Specifications,” changed units to “ns” for <math>t_{I2DVKH}</math>.</li> <li>• In <a href="#">Table 66</a>, “MPC8360E TBGA Pinout Listing,” and <a href="#">Table 67</a> “MPC8358E TBGA Pinout Listing,” added note 7: “This pin must always be tied to GND” to the TEST pin and added a note to SPARE1 stating: “This pin must always be left not connected.”</li> <li>• In <a href="#">Section 4</a>, “Clock Input Timing,” added note regarding rise/fall time on QUICC Engine block input pins.</li> <li>• Added <a href="#">Section 4.3</a>, “Gigabit Reference Clock Input Timing.”</li> <li>• Updated <a href="#">Section 8.1.1</a>, “10/100/1000 Ethernet DC Electrical Characteristics.”</li> <li>• In <a href="#">Section 20.3</a>, “Pinout Listings,” added sentence stating “Refer to AN3097, ‘MPC8360/MPC8358E PowerQUICC Design Checklist,’ for proper pin termination and usage.”</li> <li>• In <a href="#">Section 21</a>, “Clocking,” removed statement: “The OCCR[PCICDn] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.”</li> <li>• In <a href="#">Section 21.1</a>, “System PLL Configuration,” updated the system VCO frequency conditions.</li> <li>• In <a href="#">Table 80</a>, added extended temperature characteristics.</li> </ul>
2	12/2007	Initial release.