



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                                 |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Active                                                                                                                                          |
| Core Processor                  | PowerPC e300                                                                                                                                    |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                                                                                                  |
| Speed                           | 400MHz                                                                                                                                          |
| Co-Processors/DSP               | Communications; QUICC Engine, Security; SEC                                                                                                     |
| RAM Controllers                 | DDR, DDR2                                                                                                                                       |
| Graphics Acceleration           | No                                                                                                                                              |
| Display & Interface Controllers | -                                                                                                                                               |
| Ethernet                        | 10/100/1000Mbps (1)                                                                                                                             |
| SATA                            | -                                                                                                                                               |
| USB                             | USB 1.x (1)                                                                                                                                     |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V                                                                                                                                |
| Operating Temperature           | 0°C ~ 105°C (TA)                                                                                                                                |
| Security Features               | Cryptography, Random Number Generator                                                                                                           |
| Package / Case                  | 740-LBGA                                                                                                                                        |
| Supplier Device Package         | 740-TBGA (37.5x37.5)                                                                                                                            |
| Purchase URL                    | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8360evvagdga">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8360evvagdga</a> |

wide range of protocols including ATM, Ethernet, HDLC, and POS. The QUICC Engine module's enhanced interworking eases the transition and reduces investment costs from ATM to IP based systems. The other major features include a dual DDR SDRAM memory controller for the MPC8360E, which allows equipment providers to partition system parameters and data in an extremely efficient way, such as using one 32-bit DDR memory controller for control plane processing and the other for data plane processing. The MPC8358E has a single DDR SDRAM memory controller. The MPC8360E/58E also offers a 32-bit PCI controller, a flexible local bus, and a dedicated security engine.

This figure shows the MPC8360E block diagram.




Figure 1. MPC8360E Block Diagram

**Table 1. Absolute Maximum Ratings<sup>1</sup> (continued)**

| Characteristic            | Symbol           | Max Value  | Unit | Notes |
|---------------------------|------------------|------------|------|-------|
| Storage temperature range | T <sub>STG</sub> | –55 to 150 | °C   | —     |

**Notes:**

- Functional and tested operating conditions are given in [Table 2](#). Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution:** MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- Caution:** OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- (M,L,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in [Figure 3](#).
- OV<sub>IN</sub> on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in [Figure 4](#).

## 2.1.2 Power Supply Voltage Specification

This table provides the recommended operating conditions for the device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

**Table 2. Recommended Operating Conditions**

| Characteristic                                                                                                                                                                                                                                                                                                                       | Symbol                             | Recommended Value                | Unit | Notes |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|----------------------------------|------|-------|
| Core and PLL supply voltage for<br><br>MPC8358 Device Part Number with<br>Processor Frequency label of AD=266MHz and AG=400MHz &<br>QUICC Engine Frequency label of E=300MHz & G=400MHz<br><br>MPC8360 Device Part Number with<br>Processor Frequency label of AG=400MHz and AJ=533MHz &<br>QUICC Engine Frequency label of G=400MHz | V <sub>DD</sub> & AV <sub>DD</sub> | 1.2 V ± 60 mV                    | V    | 1, 3  |
| Core and PLL supply voltage for<br><br>MPC8360 Device Part Number with<br>Processor Frequency label of AL=667MHz and QUICC Engine<br>Frequency label of H=500MHz                                                                                                                                                                     | V <sub>DD</sub> & AV <sub>DD</sub> | 1.3 V ± 50 mV                    | V    | 1, 3  |
| DDR and DDR2 DRAM I/O supply voltage<br><br>DDR<br>DDR2                                                                                                                                                                                                                                                                              | GV <sub>DD</sub>                   | 2.5 V ± 125 mV<br>1.8 V ± 90 mV  | V    | —     |
| Three-speed Ethernet I/O supply voltage                                                                                                                                                                                                                                                                                              | LV <sub>DD0</sub>                  | 3.3 V ± 330 mV<br>2.5 V ± 125 mV | V    | —     |
| Three-speed Ethernet I/O supply voltage                                                                                                                                                                                                                                                                                              | LV <sub>DD1</sub>                  | 3.3 V ± 330 mV<br>2.5 V ± 125 mV | V    | —     |
| Three-speed Ethernet I/O supply voltage                                                                                                                                                                                                                                                                                              | LV <sub>DD2</sub>                  | 3.3 V ± 330 mV<br>2.5 V ± 125 mV | V    | —     |

**Table 9. GTX\_CLK125 AC Timing Specifications**

At recommended operating conditions with  $V_{DD} = 2.5 \pm 0.125 \text{ V}$  /  $3.3 \text{ V} \pm 165 \text{ mV}$  (continued)

| Parameter/Condition                                                                | Symbol                | Min      | Typical | Max         | Unit | Notes |
|------------------------------------------------------------------------------------|-----------------------|----------|---------|-------------|------|-------|
| GTX_CLK rise and fall time<br>$V_{DD} = 2.5 \text{ V}$<br>$V_{DD} = 3.3 \text{ V}$ | $t_{G125R}/t_{G125F}$ | —        | —       | 0.75<br>1.0 | ns   | 1     |
| GTX_CLK125 duty cycle<br>GMII & TBI<br>1000Base-T for RGMII & RTBI                 | $t_{G125H}/t_{G125}$  | 45<br>47 | —       | 55<br>53    | %    | 2     |
| GTX_CLK125 jitter                                                                  | —                     | —        | —       | ±150        | ps   | 2     |

**Notes:**

1. Rise and fall times for GTX\_CLK125 are measured from 0.5 and 2.0 V for  $V_{DD} = 2.5 \text{ V}$  and from 0.6 and 2.7 V for  $V_{DD} = 3.3 \text{ V}$ .
2. GTX\_CLK125 is used to generate the GTX clock for the UCC Ethernet transmitter with 2% degradation. The GTX\_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by GTX\_CLK. See [Section 8.2.2, "MII AC Timing Specifications,"](#) [Section 8.2.3, "RMII AC Timing Specifications,"](#) and [Section 8.2.5, "RGMII and RTBI AC Timing Specifications"](#) for the duty cycle for 10Base-T and 100Base-T reference clock.

## 5 RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8360E/58E.

### 5.1 RESET DC Electrical Characteristics

This table provides the DC electrical characteristics for the RESET pins of the device.

**Table 10. RESET Pins DC Electrical Characteristics <sup>1</sup>**

| Characteristic      | Symbol                | Condition                  | Min  | Max             | Unit |
|---------------------|-----------------------|----------------------------|------|-----------------|------|
| Input high voltage  | $V_{IH}$              | —                          | 2.0  | $OV_{DD} + 0.3$ | V    |
| Input low voltage   | $V_{IL}$              | —                          | −0.3 | 0.8             | V    |
| Input current       | $I_{IN}$              | —                          | —    | ±10             | μA   |
| Output high voltage | $V_{OH}$ <sup>2</sup> | $I_{OH} = -8.0 \text{ mA}$ | 2.4  | —               | V    |
| Output low voltage  | $V_{OL}$              | $I_{OL} = 8.0 \text{ mA}$  | —    | 0.5             | V    |
| Output low voltage  | $V_{OL}$              | $I_{OL} = 3.2 \text{ mA}$  | —    | 0.4             | V    |

**Notes:**

1. This table applies for pins  $\overline{\text{PORESET}}$ ,  $\overline{\text{HRESET}}$ ,  $\overline{\text{SRESET}}$ , and  $\overline{\text{QUIESCE}}$ .
2.  $\overline{\text{HRESET}}$  and  $\overline{\text{SRESET}}$  are open drain pins, thus  $V_{OH}$  is not relevant for those pins.

## 5.2 RESET AC Electrical Characteristics

This section describes the AC electrical specifications for the reset initialization timing requirements of the device. This table provides the reset initialization AC timing specifications for the DDR SDRAM component(s).

**Table 11. RESET Initialization Timing Specifications**

| Parameter/Condition                                                                                                                                                            | Min | Max | Unit                       | Notes |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|----------------------------|-------|
| Required assertion time of $\overline{\text{HRESET}}$ or $\overline{\text{SRESET}}$ (input) to activate reset flow                                                             | 32  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Required assertion time of $\overline{\text{PORESET}}$ with stable clock applied to CLKIN when the device is in PCI host mode                                                  | 32  | —   | $t_{\text{CLKIN}}$         | 2     |
| Required assertion time of $\overline{\text{PORESET}}$ with stable clock applied to PCI_SYNC_IN when the device is in PCI agent mode                                           | 32  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| $\overline{\text{HRESET}}/\overline{\text{SRESET}}$ assertion (output)                                                                                                         | 512 | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| $\overline{\text{HRESET}}$ negation to $\overline{\text{SRESET}}$ negation (output)                                                                                            | 16  | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{\text{PORESET}}$ when the device is in PCI host mode  | 4   | —   | $t_{\text{CLKIN}}$         | 2     |
| Input setup time for POR config signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{\text{PORESET}}$ when the device is in PCI agent mode | 4   | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1     |
| Input hold time for POR config signals with respect to negation of $\overline{\text{HRESET}}$                                                                                  | 0   | —   | ns                         | —     |
| Time for the device to turn off POR config signals with respect to the assertion of $\overline{\text{HRESET}}$                                                                 | —   | 4   | ns                         | 3     |
| Time for the device to turn on POR config signals with respect to the negation of $\overline{\text{HRESET}}$                                                                   | 1   | —   | $t_{\text{PCI\_SYNC\_IN}}$ | 1, 3  |

**Notes:**

1.  $t_{\text{PCI\_SYNC\_IN}}$  is the clock period of the input clock applied to PCI\_SYNC\_IN. When the device is in PCI host mode the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.
2.  $t_{\text{CLKIN}}$  is the clock period of the input clock applied to CLKIN. It is only valid when the device is in PCI host mode. Refer *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.
3. POR config signals consists of CFG\_RESET\_SOURCE[0:2] and CFG\_CLKIN\_DIV.

This table provides the PLL and DLL lock times.

**Table 12. PLL and DLL Lock Times**

| Parameter/Condition | Min  | Max     | Unit           | Notes |
|---------------------|------|---------|----------------|-------|
| PLL lock times      | —    | 100     | $\mu\text{s}$  | —     |
| DLL lock times      | 7680 | 122,880 | csb_clk cycles | 1, 2  |

**Notes:**

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
2. The csb\_clk is determined by the CLKIN and system PLL ratio. See [Section 21, "Clocking,"](#) for more information.

## 8.2.2.2 MII Receive AC Timing Specifications

This table provides the MII receive AC timing specifications.

**Table 30. MII Receive AC Timing Specifications**


At recommended operating conditions with  $V_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

| Parameter/Condition                         | Symbol <sup>1</sup> | Min  | Typ | Max | Unit |
|---------------------------------------------|---------------------|------|-----|-----|------|
| RX_CLK clock period 10 Mbps                 | $t_{MRX}$           | —    | 400 | —   | ns   |
| RX_CLK clock period 100 Mbps                | $t_{MRX}$           | —    | 40  | —   | ns   |
| RX_CLK duty cycle                           | $t_{MRXH}/t_{MRXF}$ | 35   | —   | 65  | %    |
| RXD[3:0], RX_DV, RX_ER setup time to RX_CLK | $t_{MRDVKH}$        | 10.0 | —   | —   | ns   |
| RXD[3:0], RX_DV, RX_ER hold time to RX_CLK  | $t_{MRDXKH}$        | 10.0 | —   | —   | ns   |
| RX_CLK clock rise time, (20% to 80%)        | $t_{MRXR}$          | 1.0  | —   | 4.0 | ns   |
| RX_CLK clock fall time, (80% to 20%)        | $t_{MRXF}$          | 1.0  | —   | 4.0 | ns   |

**Note:**


- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MRDVKH}$  symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{MRDXKL}$  symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{MRX}$  clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{MRX}$  represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure provides the AC test load.



**Figure 13. AC Test Load**

This figure shows the MII receive AC timing diagram.



**Figure 14. MII Receive AC Timing Diagram**

**Table 32. RMII Receive AC Timing Specifications (continued)**


At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

| Parameter/Condition                           | Symbol <sup>1</sup>  | Min | Typ | Max | Unit |
|-----------------------------------------------|----------------------|-----|-----|-----|------|
| RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK | $t_{\text{RMRDVKH}}$ | 4.0 | —   | —   | ns   |
| RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK  | $t_{\text{RMRDXKH}}$ | 2.0 | —   | —   | ns   |
| REF_CLK clock rise time                       | $t_{\text{RMXR}}$    | 1.0 | —   | 4.0 | ns   |
| REF_CLK clock fall time                       | $t_{\text{RMXF}}$    | 1.0 | —   | 4.0 | ns   |

**Note:**


- The symbols used for timing specifications follow the pattern of  $t_{\text{(first three letters of functional block)(signal)(state)(reference)(state)}}$  for inputs and  $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$  for outputs. For example,  $t_{\text{RMRDVKH}}$  symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{\text{RMX}}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{\text{RMRDXKL}}$  symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{\text{RMX}}$  clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{\text{RMX}}$  represents the RMII (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure provides the AC test load.



**Figure 16. AC Test Load**

This figure shows the RMII receive AC timing diagram.



**Figure 17. RMII Receive AC Timing Diagram**

## 8.2.4 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.




Figure 20. RGMII and RTBI AC Timing and Multiplexing Diagrams

## 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI, and RTBI are specified in [Section 8.1, “Three-Speed Ethernet Controller \(10/100/1000 Mbps\)—GMII/MII/RMII/TBI/RGMII/RTBI Electrical Characteristics.”](#)

### 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in this table.

Table 36. MII Management DC Electrical Characteristics When Powered at 3.3 V

| Parameter              | Symbol    | Conditions                             |                        | Min  | Max             | Unit          |
|------------------------|-----------|----------------------------------------|------------------------|------|-----------------|---------------|
| Supply voltage (3.3 V) | $OV_{DD}$ | —                                      |                        | 2.97 | 3.63            | V             |
| Output high voltage    | $V_{OH}$  | $I_{OH} = -1.0 \text{ mA}$             | $OV_{DD} = \text{Min}$ | 2.10 | $OV_{DD} + 0.3$ | V             |
| Output low voltage     | $V_{OL}$  | $I_{OL} = 1.0 \text{ mA}$              | $OV_{DD} = \text{Min}$ | GND  | 0.50            | V             |
| Input high voltage     | $V_{IH}$  | —                                      |                        | 2.00 | —               | V             |
| Input low voltage      | $V_{IL}$  | —                                      |                        | —    | 0.80            | V             |
| Input current          | $I_{IN}$  | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ |                        | —    | $\pm 10$        | $\mu\text{A}$ |

### 8.3.3 IEEE 1588 Timer AC Specifications

This table provides the IEEE 1588 timer AC specifications.

**Table 38. IEEE 1588 Timer AC Specifications**

| Parameter                    | Symbol       | Min | Max | Unit | Notes |
|------------------------------|--------------|-----|-----|------|-------|
| Timer clock frequency        | $t_{TMRCK}$  | 0   | 70  | MHz  | 1     |
| Input setup to timer clock   | $t_{TMRCKS}$ | —   | —   | —    | 2, 3  |
| Input hold from timer clock  | $t_{TMRCKH}$ | —   | —   | —    | 2, 3  |
| Output clock to output valid | $t_{GCLKNV}$ | 0   | 6   | ns   | —     |
| Timer alarm to output valid  | $t_{TMRAL}$  | —   | —   | —    | 2     |

**Notes:**

1. The timer can operate on `rtc_clock` or `tmr_clock`. These clocks get muxed and any one of them can be selected. The minimum and maximum requirement for both `rtc_clock` and `tmr_clock` are the same.
2. These are asynchronous signals.
3. Inputs need to be stable at least one TMR clock.

## 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8360E/58E.

### 9.1 Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the local bus interface.

**Table 39. Local Bus DC Electrical Characteristics**

| Parameter                                        | Symbol   | Min             | Max             | Unit |
|--------------------------------------------------|----------|-----------------|-----------------|------|
| High-level input voltage                         | $V_{IH}$ | 2               | $OV_{DD} + 0.3$ | V    |
| Low-level input voltage                          | $V_{IL}$ | −0.3            | 0.8             | V    |
| High-level output voltage, $I_{OH} = -100 \mu A$ | $V_{OH}$ | $OV_{DD} - 0.4$ | —               | V    |
| Low-level output voltage, $I_{OL} = 100 \mu A$   | $V_{OL}$ | —               | 0.2             | V    |
| Input current                                    | $I_{IN}$ | —               | ±10             | μA   |

### 9.2 Local Bus AC Electrical Specifications

This table describes the general timing parameters of the local bus interface of the device.

**Table 40. Local Bus General Timing Parameters—DLL Enabled**

| Parameter                                        | Symbol <sup>1</sup> | Min | Max | Unit | Notes |
|--------------------------------------------------|---------------------|-----|-----|------|-------|
| Local bus cycle time                             | $t_{LBK}$           | 7.5 | —   | ns   | 2     |
| Input setup to local bus clock (except LUPWAIT)  | $t_{LBIVKH1}$       | 1.7 | —   | ns   | 3, 4  |
| LUPWAIT input setup to local bus clock           | $t_{LBIVKH2}$       | 1.9 | —   | ns   | 3, 4  |
| Input hold from local bus clock (except LUPWAIT) | $t_{LBIXKH1}$       | 1.0 | —   | ns   | 3, 4  |


**Table 41. Local Bus General Timing Parameters—DLL Bypass Mode<sup>9</sup> (continued)**

| Parameter                                            | Symbol <sup>1</sup> | Min | Max | Unit | Notes |
|------------------------------------------------------|---------------------|-----|-----|------|-------|
| Local bus clock to output valid                      | $t_{LBKHOV}$        | —   | 3   | ns   | 3     |
| Local bus clock to output high impedance for LAD/LDP | $t_{LBKHOZ}$        | —   | 4   | ns   | 8     |


**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{LBIXKH1}$  symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the  $t_{LBK}$  clock reference (K) goes high (H), in this case for clock one (1). Also,  $t_{LBKHGX}$  symbolizes local bus timing (LB) for the  $t_{LBK}$  clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to falling edge of LCLK0 (for all outputs and for  $\overline{LGTA}$  and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
3. All signals are measured from  $OV_{DD}/2$  of the rising/falling edge of LCLK0 to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
4. Input timings are measured at the pin.
5.  $t_{LBOTOT1}$  should be used when RCWH[LALE] is not set and when the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
6.  $t_{LBOTOT2}$  should be used when RCWH[LALE] is set and when the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
7.  $t_{LBOTOT3}$  should be used when RCWH[LALE] is set and when the load on LALE output pin equals to the load on LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

This figure provides the AC test load for the local bus.


**Figure 22. Local Bus C Test Load**

This figure provides the test access port timing diagram.



**Figure 33. Test Access Port Timing Diagram**

## 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8360E/58E.

### 11.1 I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the I<sup>2</sup>C interface of the device.

**Table 44. I<sup>2</sup>C DC Electrical Characteristics**


At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

| Parameter                                                                                                   | Symbol       | Min                   | Max                  | Unit          | Notes |
|-------------------------------------------------------------------------------------------------------------|--------------|-----------------------|----------------------|---------------|-------|
| Input high voltage level                                                                                    | $V_{IH}$     | $0.7 \times OV_{DD}$  | $OV_{DD} + 0.3$      | V             | —     |
| Input low voltage level                                                                                     | $V_{IL}$     | -0.3                  | $0.3 \times OV_{DD}$ | V             | —     |
| Low level output voltage                                                                                    | $V_{OL}$     | 0                     | 0.4                  | V             | 1     |
| Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF | $t_{I2KLKV}$ | $20 + 0.1 \times C_B$ | 250                  | ns            | 2     |
| Pulse width of spikes which must be suppressed by the input filter                                          | $t_{I2KHKL}$ | 0                     | 50                   | ns            | 3     |
| Capacitance for each I/O pin                                                                                | $C_I$        | —                     | 10                   | pF            | —     |
| Input current ( $0\text{ V} \leq V_{IN} \leq OV_{DD}$ )                                                     | $I_{IN}$     | —                     | $\pm 10$             | $\mu\text{A}$ | 4     |

**Notes:**


- Output voltage (open drain or open collector) condition = 3 mA sink current.
- $C_B$  = capacitance of one bus line in pF.
- Refer to the *MPC8360E Integrated Communications Processor Reference Manual* for information on the digital filter used.
- I/O pins obstruct the SDA and SCL lines if  $OV_{DD}$  is switched off.

This figure provides the AC test load for the I<sup>2</sup>C.



**Figure 34. I<sup>2</sup>C AC Test Load**

This figure shows the AC timing diagram for the I<sup>2</sup>C bus.



**Figure 35. I<sup>2</sup>C Bus AC Timing Diagram**

# 12 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8360E/58E.

## 12.1 PCI DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI interface of the device.

**Table 46. PCI DC Electrical Characteristics**

| Parameter                 | Symbol   | Test Condition                                                            | Min                  | Max                  | Unit    |
|---------------------------|----------|---------------------------------------------------------------------------|----------------------|----------------------|---------|
| High-level input voltage  | $V_{IH}$ | $V_{OUT} \geq V_{OH} \text{ (min) or } V_{OUT} \leq V_{OL} \text{ (max)}$ | $0.5 \times OV_{DD}$ | $OV_{DD} + 0.5$      | V       |
| Low-level input voltage   | $V_{IL}$ |                                                                           | -0.5                 | $0.3 \times OV_{DD}$ | V       |
| High-level output voltage | $V_{OH}$ | $I_{OH} = -500 \mu A$                                                     | $0.9 \times OV_{DD}$ | —                    | V       |
| Low-level output voltage  | $V_{OL}$ | $I_{OL} = 1500 \mu A$                                                     | —                    | $0.1 \times OV_{DD}$ | V       |
| Input current             | $I_{IN}$ | $0 V \leq V_{IN}^1 \leq OV_{DD}$                                          | —                    | $\pm 10$             | $\mu A$ |

## 12.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the device. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. This table provides the PCI AC timing specifications at 66 MHz.

**Table 47. PCI AC Timing Specifications at 66 MHz**

| Parameter              | Symbol <sup>1</sup> | Min | Max | Unit | Notes |
|------------------------|---------------------|-----|-----|------|-------|
| Clock to output valid  | $t_{PCKHOV}$        | —   | 6.0 | ns   | 2, 5  |
| Output hold from clock | $t_{PCKHOX}$        | 1   | —   | ns   | 2     |

## 13.2 Timers AC Timing Specifications

This table provides the timer input and output AC timing specifications.


**Table 50. Timers Input AC Timing Specifications<sup>1</sup>**

| Characteristic                    | Symbol <sup>2</sup> | Typ | Unit |
|-----------------------------------|---------------------|-----|------|
| Timers inputs—minimum pulse width | $t_{TIWID}$         | 20  | ns   |

**Notes:**

- Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- Timers inputs and outputs are asynchronous to any visible clock. Timers outputs should be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least  $t_{TIWID}$  ns to ensure proper operation.

This figure provides the AC test load for the timers.



**Figure 39. Timers AC Test Load**

## 14 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the MPC8360E/58E.

### 14.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the device GPIO.

**Table 51. GPIO DC Electrical Characteristics**

| Characteristic      | Symbol   | Condition                              | Min  | Max             | Unit          | Notes |
|---------------------|----------|----------------------------------------|------|-----------------|---------------|-------|
| Output high voltage | $V_{OH}$ | $I_{OH} = -6.0 \text{ mA}$             | 2.4  | —               | V             | 1     |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 6.0 \text{ mA}$              | —    | 0.5             | V             | 1     |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 3.2 \text{ mA}$              | —    | 0.4             | V             | 1     |
| Input high voltage  | $V_{IH}$ | —                                      | 2.0  | $OV_{DD} + 0.3$ | V             | 1     |
| Input low voltage   | $V_{IL}$ | —                                      | -0.3 | 0.8             | V             | —     |
| Input current       | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ | —    | $\pm 10$        | $\mu\text{A}$ | —     |

**Note:**

- This specification applies when operating from 3.3-V supply.

# 17 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8360E/58E.

## 17.1 TDM/SI DC Electrical Characteristics

This table provides the DC electrical characteristics for the device TDM/SI.

**Table 57. TDM/SI DC Electrical Characteristics**

| Characteristic      | Symbol   | Condition                              | Min  | Max             | Unit          |
|---------------------|----------|----------------------------------------|------|-----------------|---------------|
| Output high voltage | $V_{OH}$ | $I_{OH} = -2.0 \text{ mA}$             | 2.4  | —               | V             |
| Output low voltage  | $V_{OL}$ | $I_{OL} = 3.2 \text{ mA}$              | —    | 0.5             | V             |
| Input high voltage  | $V_{IH}$ | —                                      | 2.0  | $OV_{DD} + 0.3$ | V             |
| Input low voltage   | $V_{IL}$ | —                                      | -0.3 | 0.8             | V             |
| Input current       | $I_{IN}$ | $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ | —    | $\pm 10$        | $\mu\text{A}$ |

## 17.2 TDM/SI AC Timing Specifications

This table provides the TDM/SI input and output AC timing specifications.


**Table 58. TDM/SI AC Timing Specifications<sup>1</sup>**

| Characteristic                                | Symbol <sup>2</sup> | Min | Max <sup>3</sup> | Unit |
|-----------------------------------------------|---------------------|-----|------------------|------|
| TDM/SI outputs—External clock delay           | $t_{SEKH OV}$       | 2   | 10               | ns   |
| TDM/SI outputs—External clock high impedance  | $t_{SEKH OX}$       | 2   | 10               | ns   |
| TDM/SI inputs—External clock input setup time | $t_{SEIV KH}$       | 5   | —                | ns   |
| TDM/SI inputs—External clock input hold time  | $t_{SEIX KH}$       | 2   | —                | ns   |

**Notes:**

- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{SEKH OX}$  symbolizes the TDM/SI outputs external timing (SE) for the time  $t_{TDM/SI}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- Timings are measured from the positive or negative edge of the clock, according to SIxMR [CE] and SITXCEI [TXCEIx]. Refer *MPC8360E Integrated Communications Processor Reference Manual* for more details.

This figure provides the AC test load for the TDM/SI.



**Figure 44. TDM/SI AC Test Load**

Figure 45 represents the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Table 67. MPC8358E TBGA Pinout Listing (continued)

| Signal                        | Package Pin Number                                                                                                                 | Pin Type | Power Supply       | Notes |
|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------|----------|--------------------|-------|
| CE_PB[0:27]                   | AE2, AE1, AD5, AD3, AD2, AC6, AC5, AC4, AC2, AC1, AB5, AB4, AB3, AB1, AA6, AA4, AA2, Y6, Y4, Y3, Y2, Y1, W6, W5, W2, V5, V3, V2    | I/O      | OV <sub>DD</sub>   | —     |
| CE_PC[0:1]                    | V1, U6                                                                                                                             | I/O      | OV <sub>DD</sub>   |       |
| CE_PC[2:3]                    | C16, A15                                                                                                                           | I/O      | LV <sub>DD</sub> 1 | —     |
| CE_PC[4:6]                    | U4, U3, T6                                                                                                                         | I/O      | OV <sub>DD</sub>   | —     |
| CE_PC[7]                      | C19                                                                                                                                | I/O      | LV <sub>DD</sub> 2 | —     |
| CE_PC[8:9]                    | A4, C5                                                                                                                             | I/O      | LV <sub>DD</sub> 0 | —     |
| CE_PC[10:30]                  | T5, T4, T2, T1, R5, R3, R1, C11, D12, F13, B10, C10, E12, A9, B8, D10, A14, E15, B14, D15, AH2                                     | I/O      | OV <sub>DD</sub>   | —     |
| CE_PD[0:27]                   | E11, D9, C8, F11, A7, E9, C7, A6, F10, B6, D7, E8, B5, A5, C2, E4, F5, B1, D2, G5, D1, E2, H6, F3, E1, F2, G3, H4                  | I/O      | OV <sub>DD</sub>   | —     |
| CE_PE[0:31]                   | K3, J2, F1, G2, J5, H3, G1, H2, K6, J3, K5, K4, L6, P6, P4, P3, P1, N4, N5, N2, N1, M2, M3, M5, M6, L1, L2, L4, E14, C13, C14, B13 | I/O      | OV <sub>DD</sub>   | —     |
| CE_PF[0:3]                    | F14, D13, A12, A11                                                                                                                 | I/O      | OV <sub>DD</sub>   | —     |
| <b>Clocks</b>                 |                                                                                                                                    |          |                    |       |
| PCI_CLK_OUT[0]/CE_PF[26]      | B22                                                                                                                                | I/O      | LV <sub>DD</sub> 2 | —     |
| PCI_CLK_OUT[1:2]/CE_PF[27:28] | D22, A23                                                                                                                           | I/O      | OV <sub>DD</sub>   | —     |
| CLKIN                         | E37                                                                                                                                | I        | OV <sub>DD</sub>   | —     |
| PCI_CLOCK/PCI_SYNC_IN         | M36                                                                                                                                | I        | OV <sub>DD</sub>   | —     |
| PCI_SYNC_OUT/CE_PF[29]        | D37                                                                                                                                | I/O      | OV <sub>DD</sub>   | 3     |
| <b>JTAG</b>                   |                                                                                                                                    |          |                    |       |
| TCK                           | K33                                                                                                                                | I        | OV <sub>DD</sub>   | —     |
| TDI                           | K34                                                                                                                                | I        | OV <sub>DD</sub>   | 4     |
| TDO                           | H37                                                                                                                                | O        | OV <sub>DD</sub>   | 3     |
| TMS                           | J36                                                                                                                                | I        | OV <sub>DD</sub>   | 4     |
| TRST                          | L32                                                                                                                                | I        | OV <sub>DD</sub>   | 4     |
| <b>Test</b>                   |                                                                                                                                    |          |                    |       |
| TEST                          | L35                                                                                                                                | I        | OV <sub>DD</sub>   | 7     |
| TEST_SEL                      | AU34                                                                                                                               | I        | GV <sub>DD</sub>   | 10    |
| <b>PMC</b>                    |                                                                                                                                    |          |                    |       |
| QUIESCE                       | B36                                                                                                                                | O        | OV <sub>DD</sub>   | —     |
| <b>System Control</b>         |                                                                                                                                    |          |                    |       |

Table 67. MPC8358E TBGA Pinout Listing (continued)

| Signal                      | Package Pin Number                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Pin Type                                         | Power Supply             | Notes |
|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|--------------------------|-------|
| $\overline{\text{PORESET}}$ | L37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | I                                                | $\text{OV}_{\text{DD}}$  | —     |
| $\overline{\text{HRESET}}$  | L36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | I/O                                              | $\text{OV}_{\text{DD}}$  | 1     |
| $\overline{\text{SRESET}}$  | M33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | I/O                                              | $\text{OV}_{\text{DD}}$  | 2     |
| Thermal Management          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                  |                          |       |
| THERM0                      | AP19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | I                                                | $\text{GV}_{\text{DD}}$  | —     |
| THERM1                      | AT31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | I                                                | $\text{GV}_{\text{DD}}$  | —     |
| Power and Ground Signals    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                  |                          |       |
| $\text{AV}_{\text{DD}1}$    | K35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Power for LBIU DLL (1.2 V)                       | $\text{AV}_{\text{DD}1}$ | —     |
| $\text{AV}_{\text{DD}2}$    | K36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Power for CE PLL (1.2 V)                         | $\text{AV}_{\text{DD}2}$ | —     |
| $\text{AV}_{\text{DD}5}$    | AM29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Power for e300 PLL (1.2 V)                       | $\text{AV}_{\text{DD}5}$ | —     |
| $\text{AV}_{\text{DD}6}$    | K37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Power for system PLL (1.2 V)                     | $\text{AV}_{\text{DD}6}$ | —     |
| GND                         | A2, A8, A13, A19, A22, A25, A31, A33, A36, B7, B12, B24, B27, B30, C4, C6, C9, C15, C26, C32, D3, D8, D11, D14, D17, D19, D23, D27, E7, E13, E25, E30, E36, F4, F37, G34, H1, H5, H32, H33, J4, J32, J37, K1, L3, L5, L33, L34, M1, M34, M35, N37, P2, P5, P35, P36, R4, T3, U1, U5, U35, V37, W1, W4, W33, W36, Y34, AA3, AA5, AC3, AC32, AC35, AD1, AD37, AE4, AE34, AE36, AF33, AG4, AG6, AG32, AH35, AJ1, AJ4, AJ32, AJ35, AJ37, AK36, AL3, AL34, AM4, AN6, AN23, AN30, AP8, AP12, AP14, AP16, AP17, AP20, AP25, AR6, AR8, AR9, AR19, AR24, AR31, AR35, AR37, AT4, AT10, AT19, AT20, AT25, AU14, AU22, AU28, AU35 | —                                                | —                        | —     |
| $\text{GV}_{\text{DD}}$     | AD4, AE3, AF1, AF5, AF35, AF37, AG2, AG36, AH33, AH34, AK5, AM1, AM35, AM37, AN2, AN10, AN11, AN12, AN14, AN32, AN36, AP5, AP23, AP28, AR1, AR7, AR10, AR12, AR21, AR25, AR27, AR33, AT15, AT22, AT28, AT33, AU2, AU5, AU16, AU31, AU36                                                                                                                                                                                                                                                                                                                                                                               | Power for DDR DRAM I/O voltage (2.5 or 1.8 V)    | $\text{GV}_{\text{DD}}$  | —     |
| $\text{LV}_{\text{DD}0}$    | D5, D6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Power for UCC1 Ethernet interface (2.5 V, 3.3 V) | $\text{LV}_{\text{DD}0}$ | —     |

clock. When the device is configured as a PCI agent device the CLKIN and the CFG\_CLKIN\_DIV signals should be tied to GND.

When the device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is disabled (RCWH[PCICKDRV] = 0), clock distribution and balancing done externally on the board. Therefore, PCI\_SYNC\_IN is the primary input clock.

As shown in [Figure 54](#) and [Figure 55](#), the primary clock input (frequency) is multiplied by the QUICC Engine block phase-locked loop (PLL), the system PLL, and the clock unit to create the QUICC Engine clock (*ce\_clk*), the coherent system bus clock (*csb\_clk*), the internal DDRC1 controller clock (*ddr1\_clk*), and the internal clock for the local bus interface unit and DDR2 memory controller (*lb\_clk*).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

$$csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$$

In PCI host mode, PCI\_SYNC\_IN × (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency; in PCI agent mode, CFG\_CLKIN\_DIV must be pulled down (low), so PCI\_SYNC\_IN × (1 + CFG\_CLKIN\_DIV) is the PCI\_CLK frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies up the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded reset options. See Chapter 4, “Reset, Clocking, and Initialization,” in the *MPC8360E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more information on the clock subsystem.

The *ce\_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF]) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

$$ce\_clk = (\text{primary clock input} \times CEPMF) \div (1 + CEPDF)$$

The internal *ddr1\_clk* frequency is determined by the following equation:

$$ddr1\_clk = csb\_clk \times (1 + RCWL[DDR1CM])$$

Note that the *lb\_clk* clock frequency (for DDRC2) is determined by RCWL[LBCM]. The *internal ddr1\_clk* frequency is not the external memory bus frequency; *ddr1\_clk* passes through the DDRC1 clock divider (÷2) to create the differential DDRC1 memory bus clock outputs (MEMC1\_MCK and  $\overline{\text{MEMC1\_MCK}}$ ). However, the data rate is the same frequency as *ddr1\_clk*.

The internal *lb\_clk* frequency is determined by the following equation:

$$lb\_clk = csb\_clk \times (1 + RCWL[LBCM])$$

Note that *lb\_clk* is not the external local bus or DDRC2 frequency; *lb\_clk* passes through the a LB clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LB clock divider ratio is controlled by LCRR[CLKDIV].

Additionally, some of the internal units may be required to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. This table specifies which units have a configurable clock frequency.

**Table 68. Configurable Clock Units**

| Unit                | Default Frequency | Options                                                                 |
|---------------------|-------------------|-------------------------------------------------------------------------|
| Security core       | <i>csb_clk</i> /3 | Off, <i>csb_clk</i> <sup>1</sup> , <i>csb_clk</i> /2, <i>csb_clk</i> /3 |
| PCI and DMA complex | <i>csb_clk</i>    | Off, <i>csb_clk</i>                                                     |

<sup>1</sup> With limitation, only for slow *csb\_clk* rates, up to 166 MHz.

This table provides the operating frequencies for the TBGA package under recommended operating conditions (see [Table 2](#)). All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part

### Example 1. Sample Table Use

| Index | SPMF | CORE PLL | CEPMF | CEPDF | Input Clock (MHz) | CSB Freq (MHz) | Core Freq (MHz) | QUICC Engine Freq (MHz) | 400 (MHz) | 533 (MHz) | 667 (MHz) |
|-------|------|----------|-------|-------|-------------------|----------------|-----------------|-------------------------|-----------|-----------|-----------|
| A     | 1000 | 0000011  | 01001 | 0     | 33                | 266            | 400             | 300                     | ∞         | ∞         | ∞         |
| B     | 0100 | 0000100  | 00110 | 0     | 66                | 266            | 533             | 400                     | ∞         | ∞         | ∞         |

- **Example A.** To configure the device with CSB clock rate of 266 MHz, core rate of 400 MHz, and QUICC Engine clock rate 300 MHz while the input clock rate is 33 MHz. Conf No. 's10' and 'c1' are selected from [Table 76](#). SPMF is 1000, CORPLL is 0000011, CEPMPF is 01001, and CEPDF is 0.
- **Example B.** To configure the device with CSBCSB clock rate of 266 MHz, core rate of 533 MHz and QUICC Engine clock rate 400 MHz while the input clock rate is 66 MHz. Conf No. 's5h' and 'c2h' are selected from [Table 76](#). SPMF is 0100, CORPLL is 0000100, CEPMPF is 00110, and CEPDF is 0.

## 22 Thermal

This section describes the thermal specifications of the MPC8360E/58E.

### 22.1 Thermal Characteristics

This table provides the package thermal characteristics for the 37.5 mm × 37.5 mm 740-TBGA package.

**Table 77. Package Thermal Characteristics for the TBGA Package**

| Characteristic                                                    | Symbol           | Value | Unit | Notes |
|-------------------------------------------------------------------|------------------|-------|------|-------|
| Junction-to-ambient natural convection on single-layer board (1s) | $R_{\theta JA}$  | 15    | °C/W | 1, 2  |
| Junction-to-ambient natural convection on four-layer board (2s2p) | $R_{\theta JA}$  | 11    | °C/W | 1, 3  |
| Junction-to-ambient (@1 m/s) on single-layer board (1s)           | $R_{\theta JMA}$ | 10    | °C/W | 1, 3  |
| Junction-to-ambient (@ 1 m/s) on four-layer board (2s2p)          | $R_{\theta JMA}$ | 8     | °C/W | 1, 3  |
| Junction-to-ambient (@ 2 m/s) on single-layer board (1s)          | $R_{\theta JMA}$ | 9     | °C/W | 1, 3  |
| Junction-to-ambient (@ 2 m/s) on four-layer board (2s2p)          | $R_{\theta JMA}$ | 7     | °C/W | 1, 3  |
| Junction-to-board thermal                                         | $R_{\theta JB}$  | 4.5   | °C/W | 4     |
| Junction-to-case thermal                                          | $R_{\theta JC}$  | 1.1   | °C/W | 5     |

Table 77. Package Thermal Characteristics for the TBGA Package (continued)

| Characteristic                                | Symbol      | Value | Unit | Notes |
|-----------------------------------------------|-------------|-------|------|-------|
| Junction-to-package natural convection on top | $\Psi_{JT}$ | 1     | °C/W | 6     |

#### Notes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 and SEMI G38-87 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal. 1 m/sec is approximately equal to 200 linear feet per minute (LFM).
4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 22.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See Table 6 for typical power dissipations values.

### 22.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_A$  = ambient temperature for the package (°C)

$R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

$P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

### 22.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. Additionally, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device. At a known board temperature, the junction temperature is estimated using the following equation:

This table shows heat sinks and junction-to-ambient thermal resistance for TBGA package.

**Table 78. Heat Sinks and Junction-to-Ambient Thermal Resistance of TBGA Package**

| Heat Sink Assuming Thermal Grease                       | Airflow            | 35 × 35 mm TBGA                        |
|---------------------------------------------------------|--------------------|----------------------------------------|
|                                                         |                    | Junction-to-Ambient Thermal Resistance |
| AAVID 30 × 30 × 9.4 mm pin fin                          | Natural convention | 10.7                                   |
| AAVID 30 × 30 × 9.4 mm pin fin                          | 1 m/s              | 6.2                                    |
| AAVID 30 × 30 × 9.4 mm pin fin                          | 2 m/s              | 5.3                                    |
| AAVID 31 × 35 × 23 mm pin fin                           | Natural convention | 8.1                                    |
| AAVID 31 × 35 × 23 mm pin fin                           | 1 m/s              | 4.4                                    |
| AAVID 31 × 35 × 23 mm pin fin                           | 2 m/s              | 3.7                                    |
| Wakefield, 53 × 53 × 25 mm pin fin                      | Natural convention | 5.4                                    |
| Wakefield, 53 × 53 × 25 mm pin fin                      | 1 m/s              | 3.2                                    |
| Wakefield, 53 × 53 × 25 mm pin fin                      | 2 m/s              | 2.4                                    |
| MEI, 75 × 85 × 12 no adjacent board, extrusion          | Natural convention | 6.4                                    |
| MEI, 75 × 85 × 12 no adjacent board, extrusion          | 1 m/s              | 3.8                                    |
| MEI, 75 × 85 × 12 no adjacent board, extrusion          | 2 m/s              | 2.5                                    |
| MEI, 75 × 85 × 12 mm, adjacent board, 40 mm side bypass | 1 m/s              | 2.8                                    |

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following:

Aavid Thermalloy 603-224-9988  
80 Commercial St.  
Concord, NH 03301  
Internet: [www.aavidthermalloy.com](http://www.aavidthermalloy.com)

Alpha Novatech 408-749-7601  
473 Sapena Ct. #15  
Santa Clara, CA 95054  
Internet: [www.alphanovatech.com](http://www.alphanovatech.com)

International Electronic Research Corporation (IERC) 818-842-7277  
413 North Moss St.  
Burbank, CA 91502  
Internet: [www.ctscorp.com](http://www.ctscorp.com)

**Table 81. SVR Settings (continued)**

| Device   | Package | SVR<br>(Rev. 2.0) | SVR<br>(Rev. 2.1) |
|----------|---------|-------------------|-------------------|
| MPC8358E | TBGA    | 0x804A_0020       | 0x804A_0021       |
| MPC8358  | TBGA    | 0x804B_0020       | 0x804B_0021       |

## 25 Document Revision History

This table provides a revision history for this document.

**Table 82. Revision History**

| Rev.<br>Number | Date    | Substantive Change(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|----------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 5              | 09/2011 | <ul style="list-style-type: none"> <li>• <a href="#">Section 2.2.1, "Power-Up Sequencing"</a>, added the current limitation "3A to 5A" for the excessive current.</li> <li>• <a href="#">Section 2.1.2, "Power Supply Voltage Specification"</a>, Updated the Characteristic for TBGA (MPC8358 &amp; MPC8360 Device) with specific frequency for Core and PLL voltages.</li> <li>• Added table footnote 3 to <a href="#">Table 2</a>.</li> <li>• Applied table footnotes 1 and 2 to <a href="#">Table 10</a>.</li> <li>• Removed table footnotes from <a href="#">Table 19</a>.</li> <li>• Applied table footnote 8 to the last row of <a href="#">Table 40</a>.</li> <li>• Applied table footnotes 8 and 9 to <a href="#">Table 41</a>.</li> <li>• Applied table footnotes 2 and 3 to <a href="#">Table 45</a>.</li> <li>• Removed table footnotes from <a href="#">Table 46</a>.</li> <li>• Applied table footnote to last three rows of <a href="#">Table 65</a>.</li> </ul> |
| 4              | 01/2011 | <ul style="list-style-type: none"> <li>• Updated references to the LCRR register throughout</li> <li>• Removed references to DDR DLL mode in <a href="#">Section 6.2.2, "DDR and DDR2 SDRAM Output AC Timing Specifications"</a>.</li> <li>• Changed "Junction-to-Case" to "Junction-to-Ambient" in <a href="#">Section 22.2.4, "Heat Sinks and Junction-to-Ambient Thermal Resistance"</a>, and <a href="#">Table 78, "Heat Sinks and Junction-to-Ambient Thermal Resistance of TBGA Package"</a>, titles.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                          |