



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	51
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302rdt6tr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302rdt6tr</a>

Table 47.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . .	92
Table 48.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings. . . . .	93
Table 49.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . .	93
Table 50.	Asynchronous multiplexed PSRAM/NOR read timings. . . . .	94
Table 51.	Asynchronous multiplexed PSRAM/NOR write timings . . . . .	96
Table 52.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings . . . . .	96
Table 53.	Synchronous multiplexed NOR/PSRAM read timings . . . . .	97
Table 54.	Synchronous multiplexed PSRAM write timings . . . . .	99
Table 55.	Synchronous non-multiplexed NOR/PSRAM read timings . . . . .	100
Table 56.	Synchronous non-multiplexed PSRAM write timings . . . . .	102
Table 57.	Switching characteristics for PC Card/CF read and write cycles in attribute/common space. . . . .	103
Table 58.	Switching characteristics for PC Card/CF read and write cycles in I/O space . . . . .	106
Table 59.	Switching characteristics for NAND Flash read cycles . . . . .	109
Table 60.	Switching characteristics for NAND Flash write cycles. . . . .	109
Table 61.	EMS characteristics . . . . .	110
Table 62.	EMI characteristics . . . . .	111
Table 63.	ESD absolute maximum ratings . . . . .	111
Table 64.	Electrical sensitivities . . . . .	112
Table 65.	I/O current injection susceptibility . . . . .	112
Table 66.	I/O static characteristics . . . . .	113
Table 67.	Output voltage characteristics . . . . .	116
Table 68.	I/O AC characteristics . . . . .	117
Table 69.	NRST pin characteristics . . . . .	118
Table 70.	TIMx characteristics . . . . .	119
Table 71.	IWDG min/max timeout period at 40 kHz (LSI) . . . . .	120
Table 72.	WWDG min-max timeout value @72 MHz (PCLK). . . . .	120
Table 73.	I2C analog filter characteristics. . . . .	121
Table 74.	SPI characteristics . . . . .	121
Table 75.	I <sup>2</sup> S characteristics . . . . .	124
Table 76.	USB startup time. . . . .	126
Table 77.	USB DC electrical characteristics . . . . .	126
Table 78.	USB: full-speed electrical characteristics . . . . .	126
Table 79.	ADC characteristics . . . . .	127
Table 80.	Maximum ADC RAIN . . . . .	130
Table 81.	ADC accuracy - limited test conditions, 100-/144-pin packages . . . . .	132
Table 82.	ADC accuracy, 100-pin/144-pin packages . . . . .	133
Table 83.	ADC accuracy - limited test conditions, 64-pin packages . . . . .	135
Table 84.	ADC accuracy, 64-pin packages . . . . .	136
Table 85.	ADC accuracy at 1MSPS . . . . .	138
Table 86.	DAC characteristics . . . . .	139
Table 87.	Comparator characteristics. . . . .	141
Table 88.	Operational amplifier characteristics. . . . .	143
Table 89.	TS characteristics . . . . .	145
Table 90.	Temperature sensor calibration values. . . . .	145
Table 91.	V <sub>BAT</sub> monitoring characteristics . . . . .	146
Table 92.	LQFP144 mechanical data . . . . .	148
Table 93.	UFBGA100 package mechanical data . . . . .	151
Table 94.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA) . . . . .	152
Table 95.	LQFP100 package mechanical data. . . . .	154
Table 96.	WLCSP100 package mechanical data . . . . .	158
Table 97.	WLCSP100 recommended PCB design rules (0.4 mm pitch) . . . . .	159

# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F302xD/E microcontrollers.

This STM32F302xD/E datasheet should be read in conjunction with the reference manual of STM32F302xB/C/D/E, STM32F302x6/8 devices (RM0365) available on STMicroelectronics website at [www.st.com](http://www.st.com).

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M4 core with FPU, refer to the following documents:

- *Cortex<sup>®</sup>-M4 with FPU Technical Reference Manual*, available from the [www.arm.com](http://www.arm.com) website
- *STM32F3 and STM32F4 Series Cortex<sup>®</sup>-M4 programming manual (PM0214)* available on STMicroelectronics website at [www.st.com](http://www.st.com).



### 3.7 Power management

#### 3.7.1 Power supply schemes

- $V_{SS}, V_{DD} = 2.0$  to  $3.6$  V: external power supply for I/Os and the internal regulator. It is provided externally through  $V_{DD}$  pins.
- $V_{SSA}, V_{DDA} = 2.0$  to  $3.6$  V: external analog power supply for ADC, DAC, comparators, operational amplifier, reset blocks, RCs and PLL. The minimum voltage to be applied to  $V_{DDA}$  differs from one analog peripheral to another. [Table 3](#) provides the summary of the  $V_{DDA}$  ranges for analog peripherals. The  $V_{DDA}$  voltage level must always be greater than or equal to the  $V_{DD}$  voltage level and must be provided first.

**Table 3. External analog supply values for analog peripherals**

Analog peripheral	Minimum $V_{DDA}$ supply	Maximum $V_{DDA}$ supply
ADC/COMP	2.0 V	3.6 V
DAC/OPAMP	2.4 V	3.6 V

- $V_{BAT} = 1.65$  to  $3.6$  V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

#### 3.7.2 Power supply supervisor

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

- The POR monitors only the  $V_{DD}$  supply voltage. During the startup phase it is required that  $V_{DDA}$  should arrive first and be greater than or equal to  $V_{DD}$ .
- The PDR monitors both the  $V_{DD}$  and  $V_{DDA}$  supply voltages, however the  $V_{DDA}$  power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that  $V_{DDA}$  is higher than or equal to  $V_{DD}$ .

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.7.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

Table 13. STM32F302xD/E pin definitions (continued)

Pin number				Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP64	LQFP100	WLCSP100	LQFP144						
-	-	-	90	PG5	I/O	FT	(1)	EVENTOUT, FMC_A15	-
-	-	-	91	PG6	I/O	FT	(1)	EVENTOUT, FMC_INT2	-
-	-	-	92	PG7	I/O	FT	(1)	EVENTOUT, FMC_INT3	-
-	-	-	93	PG8	I/O	FT	(1)	EVENTOUT	-
-	-	-	94	VSS	S	-	(1)	-	-
-	-	-	95	VDD	S	-	(1)	-	-
37	63	F4	96	PC6	I/O	FT	-	EVENTOUT, TIM3_CH1, I2S2_MCK, COMP6_OUT	-
38	64	F2	97	PC7	I/O	FT	-	EVENTOUT, TIM3_CH2, I2S3_MCK	-
39	65	F1	98	PC8	I/O	FT	-	EVENTOUT, TIM3_CH3	-
40	66	F3	99	PC9	I/O	FTf	-	EVENTOUT, TIM3_CH4, I2C3_SDA, I2SCKIN	-
41	67	F5	100	PA8	I/O	FTf	-	MCO, I2C3_SCL, I2C2_SMBAL, I2S2_MCK, TIM1_CH1, USART1_CK, TIM4_ETR, EVENTOUT	-
42	68	E5	101	PA9	I/O	FTf	-	I2C3_SMBAL, TSC_G4_IO1, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, EVENTOUT	-
43	69	E1	102	PA10	I/O	FTf	-	TIM17_BKIN, TSC_G4_IO2, I2C2_SDA, SPI2_MISO/I2S2ext_SD, TIM1_CH3, USART1_RX, COMP6_OUT, TIM2_CH4, EVENTOUT	-
44	70	E2	103	PA11	I/O	FT	-	SPI2_MOSI/I2S2_SD, TIM1_CH1N, USART1_CTS, COMP1_OUT, CAN_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2, EVENTOUT	USB_DM



Table 14. STM32F302xD/E alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15		
	SYS_AF	TIM2/15/ 16/17/E VENT	I2C3/TIM1 /2/3/4/8/20 /15/GPCO MP1	I2C3//15/ TSC	I2C1/2/TI M1/8/16/ 17	SPI1/SPI2 /I2S2/SPI3 /I2S3/SPI4 /UART4/5/ Infrared	SPI2/I2S2/ SPI3/I2S3/ TIM1/8/20/ Infrared	USART1/2 /3/CAN/GP COMP6	I2C3/GPC OMP1/2/3/ 4/5/6	CAN/TIM1 /8/15	TIM2/3/ 4/8/17	TIM1/8	FSMC /TIM1	-	-	-	EVENT	
Port A	PA0	-	TIM2_ CH1/TIM 2_ETR	-	TSC_G1 _IO1	-	-	-	USART2_ CTS	COMP1_ OUT	--	-	-	-	-	-	EVENT OUT	
	PA1	RTC_ REFIN	TIM2_ CH2	-	TSC_G1 _IO2	-	-	-	USART2_ RTS	-	TIM15_ CH1N	-	-	-	-	-	EVENT OUT	
	PA2	-	TIM2_ CH3	-	TSC_G1 _IO3	-	-	-	USART2_ TX	COMP2_ OUT	TIM15_ CH1	-	-	-	-	-	EVENT OUT	
	PA3	-	TIM2_ CH4	-	TSC_G1 _IO4	-	-	-	USART2_ RX	-	TIM15_ CH2	-	-	-	-	-	EVENT OUT	
	PA4	-	-	TIM3_ CH2	TSC_G2 _IO1	-	SPI1_NSS	SPI3_NSS /I2S3_WS	USART2_ CK	-	-	-	-	-	-	-	-	EVENT OUT
	PA5	-	TIM2_ CH1/TIM 2_ETR	-	TSC_G2 _IO2	-	SPI1_SCK	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA6	-	TIM16_ CH1	TIM3_ CH1	TSC_G2 _IO3	-	SPI1_ MISO	TIM1_ BKIN	-	COMP1_ OUT	-	-	-	-	-	-	-	EVENT OUT
	PA7	-	TIM17_ CH1	TIM3_ CH2	TSC_G2 _IO4	-	SPI1_ MOSI	TIM1_ CH1N	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA8	MCO	-	-	I2C3_ SCL	I2C2_ SMBAL	I2S2_ MCK	TIM1_ CH1	USART1_ CK	-	-	TIM4_ ETR	-	-	-	-	-	EVENT OUT
	PA9	-	-	I2C3_ SMBAL	TSC_G4 _IO1	I2C2_ SCL	I2S3_ MCK	TIM1_ CH2	USART1_ TX	-	TIM15_ BKIN	TIM2_ CH3	-	-	-	-	-	EVENT OUT



Table 14. STM32F302xD/E alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
	SYS_AF	TIM2/15/ 16/17/E VENT	I2C3/TIM1 /2/3/4/8/20 /15/GPCO MP1	I2C3//15/ TSC	I2C1/2/TI M1/8/16/ 17	SPI1/SPI2 /I2S2/SPI3 /I2S3/SPI4 /UART4/5/ Infrared	SPI2/I2S2/ SPI3/I2S3/ TIM1/8/20/ Infrared	USART1/2 /3/CAN/GP COMP6	I2C3/GPC OMP1/2/3/ 4/5/6	CAN/TIM1 /8/15	TIM2/3/ 4/8/17	TIM1/8	FSMC /TIM1	-	-	EVENT	
Port B	PB4	JTRST	TIM16_ CH1	TIM3_ CH1	TSC_G5 _IO2	-	SPI1_ MISO	SPI3_MIS O/I2S3ext _SD	USART2_ RX	-	-	TIM17_ BKIN	-	-	-	EVENT OUT	
	PB5	-	TIM16_ BKIN	TIM3_ CH2	-	I2C1_ SMBAI	SPI1_ MOSI	SPI3_MO SI/I2S3_ SD	USART2_ CK	I2C3_SDA	-	TIM17_ CH1	-	-	-	EVENT OUT	
	PB6	-	TIM16_ CH1N	TIM4_ CH1	TSC_G5 _IO3	I2C1_SCL	-	-	USART1_ TX	-	-	-	-	-	-	EVENT OUT	
	PB7	-	TIM17_ CH1N	TIM4_ CH2	TSC_G5 _IO4	I2C1_SDA	-	-	USART1_ RX	-	-	TIM3_ CH4	-	FMC_ NADV	-	-	EVENT OUT
	PB8	-	TIM16_ CH1	TIM4_ CH3	TSC_ SYNC	I2C1_SCL	-	-	USART3_ RX	COMP1_ OUT	CAN_RX	-	-	TIM1_ BKIN	-	-	EVENT OUT
	PB9	-	TIM17_ CH1	TIM4_ CH4	-	I2C1_SDA	-	IR-OUT	USART3_ TX	COMP2_ OUT	CAN_TX	-	-	-	-	-	EVENT OUT
	PB10	-	TIM2_ CH3	-	TSC_ SYNC	-	-	-	USART3_ TX	-	-	-	-	-	-	-	EVENT OUT
	PB11	-	TIM2_ CH4	-	TSC_G6 _IO1	-	-	-	USART3_ RX	-	-	-	-	-	-	-	EVENT OUT
	PB12	-	-	-	TSC_G6 _IO2	I2C2_ SMBAL	SPI2_NSS /I2S2_WS	TIM1_ BKIN	USART3_ CK	-	-	-	-	-	-	-	EVENT OUT
PB13	-	-	-	TSC_G6 _IO3	-	SPI2_SCK /I2S2_CK	TIM1_ CH1N	USART3_ CTS	-	-	-	-	-	-	-	EVENT OUT	

**Table 14. STM32F302xD/E alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
		SYS_AF	TIM2/15/ 16/17/E VENT	I2C3/TIM1 /2/3/4/8/20 /15/GPCO MP1	I2C3//15/ TSC	I2C1/2/TI M1/8/16/ 17	SPI1/SPI2 /I2S2/SPI3 /I2S3/SPI4 /UART4/5/ Infrared	SPI2/I2S2/ SPI3/I2S3/ TIM1/8/20/ Infrared	USART1/2 /3/CAN/GP COMP6	I2C3/GPC OMP1/2/3/ 4/5/6	CAN/TIM1 /8/15	TIM2/3/ 4/8/17	TIM1/8	FSMC /TIM1	-	-	-	EVENT
Port B	PB14	-	TIM15_ CH1	-	TSC_G6 _IO4	-	SPI2_MIS O/I2S2ext _SD	TIM1_ CH2N	USART3_ RTS	-	-	-	-	-	-	-	-	EVENT OUT
	PB15	RTC_ REFIN	TIM15_ CH2	TIM15_ CH1N	-	TIM1_ CH3N	SPI2_MO SI/I2S2_S D	-	-	-	-	-	-	-	-	-	-	EVENT OUT
Port C	PC0	-	EVENT OUT	TIM1_ CH1	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	PC1	-	EVENT OUT	TIM1_ CH2	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	PC2	-	EVENT OUT	TIM1_ CH3	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	PC3	-	EVENT OUT	TIM1_ CH4	-	-	-	TIM1_ BKIN2	-	-	-	-	-	-	-	-	-	-
	PC4	-	EVENT OUT	TIM1_ ETR	-	-	-	-	USART1_ TX	-	-	-	-	-	-	-	-	-
	PC5	-	EVENT OUT	TIM15_ BKIN	TSC_G3 _IO1	-	-	-	USART1_ RX	-	-	-	-	-	-	-	-	-
	PC6	-	EVENT OUT	TIM3_ CH1	-	-	-	I2S2_ MCK	COMP6_O UT	-	-	-	-	-	-	-	-	-
	PC7	-	EVENT OUT	TIM3_ CH2	-	-	-	I2S3_ MCK	-	-	-	-	-	-	-	-	-	-
	PC8	-	EVENT OUT	TIM3_ CH3	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	PC9	-	EVENT OUT	TIM3_ CH4	I2C3_ SDA	-	I2SCKIN	-	-	-	-	-	-	-	-	-	-	-



Table 14. STM32F302xD/E alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS_AF	TIM2/15/ 16/17/E VENT	I2C3/TIM1 /2/3/4/8/20 /15/GPCO MP1	I2C3//15/ TSC	I2C1/2/TI M1/8/16/ 17	SPI1/SPI2 /I2S2/SPI3 /I2S3/SPI4 /UART4/5/ Infrared	SPI2/I2S2/ SPI3/I2S3/ TIM1/8/20/ Infrared	USART1/2 /3/CAN/GP COMP6	I2C3/GPC OMP1/2/3/ 4/5/6	CAN/TIM1 /8/15	TIM2/3/ 4/8/17	TIM1/8	FSMC /TIM1	-	-	EVENT
Port D	PD5	-	EVENT OUT	-	-	-	-	-	USART2_ TX	-	-	-	-	FMC_ NWE	-	-	-
	PD6	-	EVENT OUT	TIM2_ CH4	-	-	-	-	USART2_ RX	-	-	-	-	FMC_ NWAIT	-	-	-
	PD7	-	EVENT OUT	TIM2_ CH3	-	-	-	-	USART2_ CK	-	-	-	-	FMC_NE 1/FMC_ NCE2	-	-	-
	PD8	-	EVENT OUT	-	-	-	-	-	USART3_ TX	-	-	-	-	FMC_ D13	-	-	-
	PD9	-	EVENT OUT	-	-	-	-	-	USART3_ RX	-	-	-	-	FMC_ D14	-	-	-
	PD10	-	EVENT OUT	-	-	-	-	-	USART3_ CK	-	-	-	-	FMC_ D15	-	-	-
	PD11	-	EVENT OUT	-	-	-	-	-	USART3_ CTS	-	-	-	-	FMC_ A16	-	-	-
	PD12	-	EVENT OUT	TIM4_ CH1	TSC_G8 _IO1	-	-	-	USART3_ RTS	-	-	-	-	FMC_ A17	-	-	-
	PD13	-	EVENT OUT	TIM4_ CH2	TSC_G8 _IO2	-	-	-	-	-	-	-	-	FMC_ A18	-	-	-
	PD14	-	EVENT OUT	TIM4_ CH3	TSC_G8 _IO3	-	-	-	-	-	-	-	-	FMC_D0	-	-	-
PD15	-	EVENT OUT	TIM4_ CH4	TSC_G8 _IO4	-	-	-	SPI2_NSS	-	-	-	-	FMC_D1	-	-	-	

**Table 15. Memory map, peripheral register boundary addresses (continued)**

Bus	Boundary address	Size (bytes)	Peripheral
APB2	0x4001 2C00 - 0x4001 2FFF	1 K	TIM1
	0x4001 0800 - 0x4001 2BFF	9 K	Reserved
	0x4001 0400 - 0x4001 07FF	1 K	EXTI
	0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP
-	0x4000 7C00 - 0x4000 FFFF	32 K	Reserved
APB1	0x4000 7800 - 0x4000 7BFF	1 K	I2C3
	0x4000 7400 - 0x4000 77FF	1 K	DAC
	0x4000 7000 - 0x4000 73FF	1 K	PWR
	0x4000 6800 - 0x4000 6FFF	2 K	Reserved
	0x4000 6400 - 0x4000 67FF	1 K	bxCAN
	0x4000 6000 - 0x4000 63FF	1 K	USB/CAN SRAM
	0x4000 5C00 - 0x4000 5FFF	1 K	USB device FS
	0x4000 5800 - 0x4000 5BFF	1 K	I2C2
	0x4000 5400 - 0x4000 57FF	1 K	I2C1
	0x4000 5000 - 0x4000 53FF	1 K	UART5
	0x4000 4C00 - 0x4000 4FFF	1 K	UART4
	0x4000 4800 - 0x4000 4BFF	1 K	USART3
	0x4000 4400 - 0x4000 47FF	1 K	USART2
	0x4000 4000 - 0x4000 43FF	1 K	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	1 K	SPI3/I2S3
	0x4000 3800 - 0x4000 3BFF	1 K	SPI2/I2S2
	0x4000 3400 - 0x4000 37FF	1 K	I2S2ext
	0x4000 3000 - 0x4000 33FF	1 K	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG
	0x4000 2800 - 0x4000 2BFF	1 K	RTC
	0x4000 1800 - 0x4000 27FF	4 K	Reserved
	0x4000 1000 - 0x4000 13FF	1 K	TIM6
	0x4000 0C00 - 0x4000 0FFF	1 K	Reserved
	0x4000 0800 - 0x4000 0BFF	1 K	TIM4
0x4000 0400 - 0x4000 07FF	1 K	TIM3	
0x4000 0000 - 0x4000 03FF	1 K	TIM2	

### 6.3.2 Operating conditions at power-up / power-down

The parameters given in [Table 20](#) are derived from tests performed under the ambient temperature condition summarized in [Table 19](#).

**Table 20. Operating conditions at power-up / power-down**

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{VDD}$	$V_{DD}$ rise time rate	-	0	$\infty$	$\mu\text{s/V}$
	$V_{DD}$ fall time rate		20	$\infty$	
$t_{VDDA}$	$V_{DDA}$ rise time rate	-	0	$\infty$	
	$V_{DDA}$ fall time rate		20	$\infty$	

### 6.3.3 Embedded reset and power control block characteristics

The parameters given in [Table 21](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 19](#).

**Table 21. Embedded reset and power control block characteristics**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{POR/PDR}^{(1)}$	Power on/power down reset threshold	Falling edge	1.8 <sup>(2)</sup>	1.88	1.96	V
		Rising edge	1.84	1.92	2.0	V
$V_{PDRhyst}^{(1)}$	PDR hysteresis	-	-	40	-	mV

1. The PDR detector monitors  $V_{DD}$  and also  $V_{DDA}$  (if kept enabled in the option bytes). The POR detector monitors only  $V_{DD}$ .
2. The product behavior is guaranteed by design down to the minimum  $V_{POR/PDR}$  value.

**Table 22. Programmable voltage detector characteristics**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
$V_{PVD0}$	PVD threshold 0	Rising edge	2.1	2.18	2.26	V
		Falling edge	2	2.08	2.16	
$V_{PVD1}$	PVD threshold 1	Rising edge	2.19	2.28	2.37	
		Falling edge	2.09	2.18	2.27	
$V_{PVD2}$	PVD threshold 2	Rising edge	2.28	2.38	2.48	
		Falling edge	2.18	2.28	2.38	
$V_{PVD3}$	PVD threshold 3	Rising edge	2.38	2.48	2.58	
		Falling edge	2.28	2.38	2.48	
$V_{PVD4}$	PVD threshold 4	Rising edge	2.47	2.58	2.69	
		Falling edge	2.37	2.48	2.59	
$V_{PVD5}$	PVD threshold 5	Rising edge	2.57	2.68	2.79	
		Falling edge	2.47	2.58	2.69	

Figure 14. Typical  $V_{BAT}$  current consumption (LSE and RTC ON/LSEDRV[1:0] 00')




**Typical current consumption**

The MCU is placed under the following conditions:

- $V_{DD} = V_{DDA} = 3.3 V$
- All I/O pins available on each package are in analog input configuration
- The Flash access time is adjusted to  $f_{HCLK}$  frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash prefetch is ON
- When the peripherals are enabled,  $f_{APB1} = f_{AHB}/2$ ,  $f_{APB2} = f_{AHB}$
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8, 16 and 64 is used for the frequencies 4 MHz, 2 MHz, 1 MHz, 500 kHz and 125 kHz respectively.

Figure 21. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings



1. Mode 2/B, C and D only. In Mode 1, FMC\_NADV is not used.

Table 47. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(NE)$	FMC_NE low time	3THCLK-1	3THCLK+2	ns
$t_v(NWE\_NE)$	FMC_NEx low to FMC_NWE low	THCLK+0.5	THCLK+1	
$t_w(NWE)$	FMC_NWE low time	THCLK-2	THCLK+1	
$t_h(NE\_NWE)$	FMC_NWE high to FMC_NE high hold time	THCLK-0.5	-	
$t_v(A\_NE)$	FMC_NEx low to FMC_A valid	-	0	
$t_h(A\_NWE)$	Address hold time after FMC_NWE high	THCLK-1.5	-	
$t_v(BL\_NE)$	FMC_NEx low to FMC_BL valid	-	1	
$t_h(BL\_NWE)$	FMC_BL hold time after FMC_NWE high	THCLK-0.5	-	
$t_v(Data\_NE)$	Data to FMC_NEx low to Data valid	-	THCLK+ 3	
$t_h(Data\_NWE)$	Data hold time after FMC_NWE high	THCLK+0.5	-	
$t_v(NADV\_NE)$	FMC_NEx low to FMC_NADV low	-	2.5	
$t_w(NADV)$	FMC_NADV low time	-	THCLK+2	

1. Based on characterization, not tested in production.

Figure 37. TC and TTa I/O input characteristics - TTL port




Figure 38. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port




Figure 39. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port




Table 73. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_{AF}$	Pulse width of spikes that are suppressed by the analog filter	50	260	ns

1. Guaranteed by design, not tested in production.

### SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in [Table 74](#) for SPI or in [Table 75](#) for I<sup>2</sup>S are derived from tests performed under ambient temperature,  $f_{PCLKX}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 19](#).

Refer to [Section 6.3.15: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

Table 74. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ.	Max	Unit
$f_{SCK}$ $1/t_{c(SCK)}$	SPI clock frequency	Master mode 2.7 V < $V_{DD}$ < 3.6 V, SPI1/4	-	-	24	MHz
		Master mode 2 V < $V_{DD}$ < 3.6 V, SPI1/2/3/4			18	
		Slave mode 2 V < $V_{DD}$ < 3.6 V, SPI1/4			24	
		Slave mode 2 V < $V_{DD}$ < 3.6 V, SPI1/2/3/4			18	
		Slave mode transmitter/full duplex 2 V < $V_{DD}$ < 3.6 V, SPI1/2/3/4			16.5 <sup>(2)</sup>	
		Slave mode transmitter/full duplex 2.7 V < $V_{DD}$ < 3.6 V, SPI1/4			22.5 <sup>(2)</sup>	-
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
$t_{su(NSS)}$	NSS setup time	Slave mode, SPI presc = 2	4* $T_{pclk}$	-	-	
$t_{h(NSS)}$	NSS hold time	Slave mode, SPI presc = 2	2* $T_{pclk}$	-	-	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	$T_{pclk}-2$	$T_{pclk}$	$T_{pclk}+2$	
$t_{su(MI)}$	Data input setup time	Master mode	3	-	-	
$t_{su(SI)}$		Slave mode	3	-	-	
$t_{h(MI)}$	Data input hold time	Master mode	6.5	-	-	
$t_{h(SI)}$		Slave mode	4.5	-	-	
$t_{a(SO)}$	Data output access time	Slave mode	10	-	30	
$t_{dis(SO)}$	Data output disable time	Slave mode	8	-	7	

Table 79. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I <sub>REF</sub>	Current on VREF+ pin (see <a href="#">Figure 49</a> )	Single-ended mode, 5 MSPS	-	104	139	μA
		Single-ended mode, 1 MSPS	-	20.4	37	
		Single-ended mode, 200 KSPS	-	3.3	11.3	
		Differential mode, 5 MSPS	-	174	235	
		Differential mode, 1 MSPS	-	34.6	52.6	
		Differential mode, 200 KSPS	-	6	13.6	
V <sub>REF+</sub>	Positive reference voltage	-	2	-	V <sub>DDA</sub>	V
f <sub>ADC</sub>	ADC clock frequency	-	0.14	-	72	MHz
f <sub>S</sub> <sup>(1)</sup>	Sampling rate	Resolution = 12 bits, Fast Channel	0.01	-	5.14	MSPS
		Resolution = 10 bits, Fast Channel	0.012	-	6	
		Resolution = 8 bits, Fast Channel	0.014	-	7.2	
		Resolution = 6 bits, Fast Channel	0.0175	-	9	
f <sub>TRIG</sub> <sup>(1)</sup>	External trigger frequency	f <sub>ADC</sub> = 72 MHz Resolution = 12 bits	-	-	5.14	MHz
		Resolution = 12 bits	-	-	14	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range <sup>(2)</sup>	-	0	-	V <sub>REF+</sub>	V
R <sub>AIN</sub> <sup>(1)</sup>	External input impedance	-	-	-	100	kΩ
C <sub>ADC</sub> <sup>(1)</sup>	Internal sample and hold capacitor	-	-	5	-	pF
t <sub>STAB</sub> <sup>(1)</sup>	Power-up time	-	0	0	1	μs
t <sub>CAL</sub> <sup>(1)</sup>	Calibration time	f <sub>ADC</sub> = 72 MHz	1.56			μs
		-	112			1/f <sub>ADC</sub>
t <sub>latr</sub> <sup>(1)</sup>	Trigger conversion latency Regular and injected channels without conversion abort	CKMODE = 00	1.5	2	2.5	1/f <sub>ADC</sub>
		CKMODE = 01	-	-	2	1/f <sub>ADC</sub>
		CKMODE = 10	-	-	2.25	1/f <sub>ADC</sub>
		CKMODE = 11	-	-	2.125	1/f <sub>ADC</sub>
t <sub>latrinj</sub> <sup>(1)</sup>	Trigger conversion latency Injected channels aborting a regular conversion	CKMODE = 00	2.5	3	3.5	1/f <sub>ADC</sub>
		CKMODE = 01	-	-	3	1/f <sub>ADC</sub>
		CKMODE = 10	-	-	3.25	1/f <sub>ADC</sub>
		CKMODE = 11	-	-	3.125	1/f <sub>ADC</sub>

Table 81. ADC accuracy - limited test conditions, 100-/144-pin packages <sup>(1)(2)</sup>


Symbol	Parameter	Conditions		Min (3)	Typ	Max (3)	Unit
ET	Total unadjusted error	Single ended	Fast channel 5.1 Ms	-	±3.5	±4.5	LSB
			Slow channel 4.8 Ms	-	±4	±4.5	
		Differential	Fast channel 5.1 Ms	-	±3	±3	
			Slow channel 4.8 Ms	-	±3	±3	
EO	Offset error	Single ended	Fast channel 5.1 Ms	-	±1	±1.5	
			Slow channel 4.8 Ms	-	±1	±2.5	
		Differential	Fast channel 5.1 Ms	-	±1	±1.5	
			Slow channel 4.8 Ms	-	±1	±1.5	
EG	Gain error	Single ended	Fast channel 5.1 Ms	-	±3	±4	
			Slow channel 4.8 Ms	-	±3.5	±4	
		Differential	Fast channel 5.1 Ms	-	±1.5	±2.5	
			Slow channel 4.8 Ms	-	±2	±2.5	
ED	Differential linearity error	Single ended	Fast channel 5.1 Ms	-	±1	±1.5	
			Slow channel 4.8 Ms	-	±1	±1.5	
		Differential	Fast channel 5.1 Ms	-	±1	±1	
			Slow channel 4.8 Ms	-	±1	±1	
EL	Integral linearity error	Single ended	Fast channel 5.1 Ms	-	±1.5	±2	
			Slow channel 4.8 Ms	-	±1.5	±3	
		Differential	Fast channel 5.1 Ms	-	±1	±1.5	
			Slow channel 4.8 Ms	-	±1	±1.5	
ENOB <sup>(4)</sup>	Effective number of bits	Single ended	Fast channel 5.1 Ms	10.7	10.8	-	
			Slow channel 4.8 Ms	10.7	10.8	-	
		Differential	Fast channel 5.1 Ms	11.2	11.3	-	
			Slow channel 4.8 Ms	11.1	11.3	-	
SINAD <sup>(4)</sup>	Signal-to-noise and distortion ratio	Single ended	Fast channel 5.1 Ms	66	67	-	
			Slow channel 4.8 Ms	66	67	-	
		Differential	Fast channel 5.1 Ms	69	70	-	
			Slow channel 4.8 Ms	69	70	-	

**Table 93. UFBGA100 package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 58. Recommended footprint for the UFBGA100 package**



**Table 94. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)**

Dimension	Recommended values
Pitch	0.5
Dpad	0.27 mm
Dsm	0.35 mm typ. (depends on the soldermask registration tolerance)
Solder paste	0.27 mm aperture diameter.

*Note:* Non-solder mask defined (NSMD) pads are recommended.

*Note:* 4 to 6 mils solder paste screen printing process.

## 7.7 Thermal characteristics

The maximum chip junction temperature ( $T_{Jmax}$ ) must never exceed the values given in [Table 19: General operating conditions](#).

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A$  max is the maximum temperature in °C,
- $\Theta_{JA}$  is the package junction-to- thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- $P_{INT}$  max is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

$P_{I/O}$  max represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL} / I_{OL}$  and  $V_{OH} / I_{OH}$  of the I/Os at low and high level in the application.

**Table 99. Package thermal characteristics**

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal resistance junction- LQFP144 - 20 × 20 mm	33	°C/W
	Thermal resistance junction- UFBGA100 - 7 × 7 mm	59	
	Thermal resistance junction- LQFP100 - 14 × 14 mm	42	
	Thermal resistance junction- WLCSP100 - 0.4 mm pitch	44	
	Thermal resistance junction- LQFP64 - 10 × 10 mm / 0.5 mm pitch	46	

### 7.7.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from [www.jedec.org](http://www.jedec.org)

### 7.7.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in [Section 8: Part numbering](#).

Each temperature range suffix corresponds to a specific guaranteed temperature at maximum dissipation and to a specific maximum junction temperature.

As applications do not commonly use the STM32F302xD/E at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range is best suited to the application.

## 9 Revision history

**Table 101. Document revision history**

Date	Revision	Changes
20-Jan-2015	1	Initial release.
09-Apr-2015	2	Added USB_DM and USB_DP as additional function to PA11 and PA12 description, respectively in <a href="#">Table 13: STM32F302xD/E pin definitions</a> . Updated: – <a href="#">Figure 56: LQFP144 marking example (package top view)</a> , – <a href="#">Figure 59: UFBGA100 marking example (package top view)</a> , – <a href="#">Figure 62: LQFP100 marking example (package top view)</a> .
08-Mar-2016	3	Renamed: – FMC as FSMC, – CCM RAM as CCM SRAM. Removed: – <a href="#">table: I2C timings specification</a> and <a href="#">Figure: I2C bus AC waveforms and measurement circuit</a> in <a href="#">Section : I2C interface characteristics</a> . Added: – Package information for WLCSP100 in <a href="#">Section 7: Package information</a> .
18-Oct-2016	4	Updated: <a href="#">Table 2: STM32F302xD/E family device features and peripheral counts</a> , <a href="#">Section 3.17: Ultra-fast comparators (COMP)</a> , <a href="#">Table 66: DAC characteristics</a> , <a href="#">Table 61: ADC characteristics</a> , <a href="#">Table 13: STM32F302xD/E pin definitions</a> , <a href="#">Table 14: STM32F302xD/E alternate function mapping</a> , <a href="#">Figure 41: Recommended NRST pin protection</a> Added: <a href="#">Table 37: Wakeup time using USART</a> .

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved